summaryrefslogtreecommitdiff
path: root/src/soc/intel
AgeCommit message (Expand)Author
2021-01-14build system: Structure and serialize INTERMEDIATEPatrick Georgi
2021-01-13ACPI: Have single call-site for acpi_inject_nvsa()Kyösti Mälkki
2021-01-13ACPI: Add common acpi_fill_gnvs()Kyösti Mälkki
2021-01-13soc/intel/tigerlake: Disable TC cold supportSrinidhi N Kaushik
2021-01-12soc/intel: rename uart_max_indexMichael Niewöhner
2021-01-12soc/intel/denverton_ns: Drop redundant `DEFAULT_ACPI_BASE`Angel Pons
2021-01-12soc/intel/common/pcie: Add helper function for getting mask of enabled portsFurquan Shaikh
2021-01-12soc/intel/alderlake: Add PCH ID 0x5182Subrata Banik
2021-01-11soc/intel/{icl,tgl,jsl,ehl}: add LPIT supportMichael Niewöhner
2021-01-11soc/intel/skl: add SLP_S0 residency register and enable LPIT supportMichael Niewöhner
2021-01-11soc/intel/cnl: add SLP_S0 residency register and enable LPIT supportMichael Niewöhner
2021-01-11acpi,soc/intel/common: add support for Intel Low Power Idle TableMichael Niewöhner
2021-01-11{soc,vc,mb}/intel: Drop support for Cannon Lake SoCFelix Singer
2021-01-11soc/intel/common/uart: Use simple(_s_) variants of PCI functionsFurquan Shaikh
2021-01-11soc/intel/uart: Drop SoC callback `soc_uart_console_to_device`Furquan Shaikh
2021-01-11soc/intel/cnl: Allow setting PCIe subsystem IDs after FSP-SJeremy Soller
2021-01-11soc/intel/cannonlake: Enable wake from USB in S4Patrick Rudolph
2021-01-10soc/intel/alderlake: Refactor SoC code to maintain CPU and PCH PCIE RPsSubrata Banik
2021-01-10soc/intel/broadwell: Use `mp_cpu_bus_init`Angel Pons
2021-01-10mb/google/cyan: Move board_id() to mainboard_fill_gnvs()Kyösti Mälkki
2021-01-10ACPI: Add missing include in nvs.hKyösti Mälkki
2021-01-10soc/intel: Rename to soc_fill_gnvs()Kyösti Mälkki
2021-01-10soc/intel: Replace acpi_init_gnvs()Kyösti Mälkki
2021-01-10mb/x/acpi_tables: Rename to mainboard_fill_gnvs()Kyösti Mälkki
2021-01-10sb/intel: Factor out soc_fill_gnvs()Kyösti Mälkki
2021-01-10ACPI: Replace uses of CBMEM_ID_ACPI_GNVSKyösti Mälkki
2021-01-10soc/intel/braswell: Refactor acpi_init_gnvs()Kyösti Mälkki
2021-01-10ACPI: Drop redundant ChromeOS setup for GNVSKyösti Mälkki
2021-01-10ACPI: Drop redundant CONSOLE_CBMEM setup in GNVSKyösti Mälkki
2021-01-10ACPI: Drop redundant CBMEM_ID_ACPI_GNVS allocationsKyösti Mälkki
2021-01-08soc/intel/common/uart: Restrict scope of uart_common_init to uart.cFurquan Shaikh
2021-01-08soc/intel/common: Pass in pci_devfn_t into lpss_set_power_stateFurquan Shaikh
2021-01-08soc/intel: Drop `dev` parameter from soc_get_gen_io_dec_range()Furquan Shaikh
2021-01-08soc/intel/tigerlake: Enable USB2 port reset message on Type-C portsJohn Zhao
2021-01-08*/Makefile.inc: Add some INTERMEDIATE targets to .PHONYArthur Heymans
2021-01-08soc/intel/jasperlake: Update acoustic noise related parametersMaulik V Vaghela
2021-01-08soc/intel/jasperlake: Enable USB2 PHY SUS PG for s0ix qualificationKrishna Prasad Bhat
2021-01-07ACPI: Remove ACPI_NO_SMI_GNVSKyösti Mälkki
2021-01-07arch/x86: Move prologue to .init sectionKyösti Mälkki
2021-01-07soc/intel/icelake: Remove unused ENABLE_DISPLAY_OVER_EXT_PCIE_GFXSubrata Banik
2021-01-07soc/intel/common/cse: Drop dependency on CHROMEOS for SOC_INTEL_CSE_LITE_SKUMatt DeVillier
2021-01-06soc/intel/broadwell: Move MAX_CPUS from mb to SoCFelix Singer
2021-01-06soc/intel/skylake: Move MAX_CPUS from mb to SoCFelix Singer
2021-01-06soc/intel/alderlake: Update CPU microcode patch base address/sizeSubrata Banik
2021-01-04arch/x86: Pass GNVS as parameter to SMM moduleKyösti Mälkki
2021-01-04soc/intel/baytrail/southcluster.asl: Use consistent comment formattingMatt DeVillier
2021-01-04soc/intel/baytrail: add LPEA resources to southcluster.aslMatt DeVillier
2021-01-04soc/intel/apollolake: Hook up GMA ACPI brightness controlsMatt DeVillier
2021-01-03soc/intel: Drop indirect <soc/nvs.h> includeKyösti Mälkki
2021-01-03soc/intel: Replace <soc/nvs.h> with <soc/device_nvs.h>Kyösti Mälkki
2021-01-03sb,soc/intel: Convert some CONFIG(CHROMEOS) preprocessorKyösti Mälkki
2021-01-01soc/intel/cnl: add panel and backlight configuration codeMichael Niewöhner
2021-01-01nb/intel/hsw,soc/intel/{bdw,skl,apl},mb/*: unify dt panel settingsMichael Niewöhner
2021-01-01soc/intel/bdw,nb/intel/hsw: convert panel delays to ms representationMichael Niewöhner
2020-12-31soc/intel/skylake: Remove device_nvs.hKyösti Mälkki
2020-12-30drivers/intel/gma: Include gfx.asl by default for all platforms...Matt DeVillier
2020-12-30soc/intel/common: Move gfx.asl to drivers/intel/gmaMatt DeVillier
2020-12-30soc/intel/cnl: add Kconfig values for GMA backlight registersMichael Niewöhner
2020-12-30soc/intel: hook up new gpio device in the soc chipsMichael Niewöhner
2020-12-29soc/intel/bdw,nb/intel/hsw: correct mask for panel power cycle delayMichael Niewöhner
2020-12-29soc/intel/alderlake: Update chipset.cb for TCSS and USBEric Lai
2020-12-29soc/intel/skylake: Add 4 missing root ports to chipset dtFelix Singer
2020-12-29sec/intel/txt/Kconfig: Make TXT HEAP and SINIT size configurableArthur Heymans
2020-12-28soc/intel/apl: Fix indentsFelix Singer
2020-12-28soc/intel/xeon_sp: Lock PAM and SMRAM registersArthur Heymans
2020-12-28soc/intel/xeon_sp: Lock down IIO DFX Global registersArthur Heymans
2020-12-28soc/intel/xeon_sp: Lock down DMI3 PCI registersArthur Heymans
2020-12-28kconfig: remove non-existent sourceJack Rosenthal
2020-12-28soc/intel/skylake: Enable CHAP device depending on devicetreeBenjamin Doron
2020-12-25ACPI: Fix some GNVS field commentsKyösti Mälkki
2020-12-25sb,soc/intel: Fix GNVS OperationRegionKyösti Mälkki
2020-12-25soc/intel/common/gfx: rename and guard graphics_soc_init()Matt DeVillier
2020-12-24soc/intel/xeon_sp/cpx: Disable isoch operation for performanceJohnny Lin
2020-12-23soc/intel/common: Remove unused SOC_INTEL_COMMON_ACPIMarc Jones
2020-12-23src/soc/intel/xeon_sp/acpi.c: Remove unnecessary .hMarc Jones
2020-12-23soc/intel/alderlake: Enable support for extended BIOS windowSubrata Banik
2020-12-23soc/intel/alderlake: Add SPI DMI Destination IDSubrata Banik
2020-12-22soc/intel/common: Fix XHCI elog driverTim Wawrzynczak
2020-12-22soc/intel/common/block/acpi: Fix get_cores_per_packagePatrick Rudolph
2020-12-22soc/intel/cannonlake: Add Iccmax and loadlines for CML-SGaggery Tsai
2020-12-22soc/intel/apl/graphics: add missing left-shiftMichael Niewöhner
2020-12-22sb,soc/intel: Drop unnecessary headersKyösti Mälkki
2020-12-22soc/intel/xeon_sp: Use common block ACPIMarc Jones
2020-12-21soc/intel/xeon_sp/skx: Properly set up MTRR'sArthur Heymans
2020-12-21soc/intel/xeon_sp: Fix compiling with CONFIG_DEBUG_RESOURCESArthur Heymans
2020-12-21soc/intel/common/block/acpi: Add soc MADT IOAPIC hookMarc Jones
2020-12-21soc/intel/common/block/acpi: Make calculate_power() globalMarc Jones
2020-12-17azalia: Use `azalia_enter_reset` functionAngel Pons
2020-12-17soc/intel/common/hda_verb.c: Clarify mask usageAngel Pons
2020-12-17soc/intel/skylake: Drop duplicate PmConfigPciClockRun configurationBenjamin Doron
2020-12-17azalia: Use `azalia_exit_reset` functionAngel Pons
2020-12-17azalia: Replace `hda_find_verb` usesAngel Pons
2020-12-17azalia: Make `set_bits` function non-staticAngel Pons
2020-12-17soc/intel/cannonlake: Change mainboard_silicon_init_params argumentPatrick Rudolph
2020-12-16soc/intel/xeon_sp: Move DMICTL lockArthur Heymans
2020-12-16soc/intel/broadwell: Drop unnecessary `sa_dev`Angel Pons
2020-12-15soc/intel/xeon_sp: Fix final MTRR usageArthur Heymans
2020-12-14src/soc/intel: Add support for CAR_HAS_SF_MASKS and select for TGLShreesh Chhabbi
2020-12-14soc/intel: Remove INTEL_CAR_NEM_ENHANCED_V2 config optionShreesh Chhabbi
2020-12-14soc/intel/tigerlake: Enable CSE Lite driver for TGL platform in romstageSridhar Siricilla