index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
alderlake
/
fsp_params.c
Age
Commit message (
Expand
)
Author
2021-10-04
src/soc/intel/alderlake: Add PsysPmax setting
Ryan Lin
2021-09-29
soc/intel/alderlake: Add ADLP 242 power configurations
Tracy Wu
2021-09-29
soc/intel/alderlake: Add support for power cycle and SLP signal duration
Tim Wawrzynczak
2021-09-25
soc/intel/alderlake: Use intel_microcode_find() to locate ucode.bin
Subrata Banik
2021-09-24
soc/intel/alderlake: Switch to using device pointers
Furquan Shaikh
2021-09-16
drivers/intel/fsp2_0: Refactor MultiPhaseSiInit API calling method
Subrata Banik
2021-09-10
soc/intel/alderlake: Set LpmStateEnableMask UPD
Tim Wawrzynczak
2021-08-26
soc/intel/alderlake: Lock PAM registers in finalize
Tim Wawrzynczak
2021-08-12
soc/intel/alderlake: Clean up FSP chipset lockdown configuration
Felix Singer
2021-08-12
soc/intel/alderlake: Configure the SKU specific parameters for VR domains
V Sowmya
2021-08-12
soc/intel/alderlake: Update the VccIn Aux Imon IccMax for ADL
V Sowmya
2021-08-03
soc/intel/*: Allow configuring 8254 timer via CMOS
Sean Rhodes
2021-07-17
soc/intel/alderlake: Make use of `cpu/intel/cpu_ids.h'
Subrata Banik
2021-07-13
soc/intel/alderlake: Add (and fix) devices in IRQ table
Tim Wawrzynczak
2021-07-12
soc/intel/alderlake: Set max Pkg C-states to Auto
V Sowmya
2021-07-05
soc/intel/alderlake: Add support to update the FIVR configs
V Sowmya
2021-07-02
soc/intel/alderlake: Add USB TCSS enablement
Bernardo Perez Priego
2021-07-01
soc/intel/alderlake: Enable energy efficiency turbo mode
V Sowmya
2021-07-01
soc/intel: Refactor `xdci_can_enable()` function
Angel Pons
2021-06-30
soc/intel/alderlake: Send End-of-Post message to CSE
Tim Wawrzynczak
2021-06-29
soc/intel/alderlake: Enable support for common IRQ block
Tim Wawrzynczak
2021-06-25
soc/intel/alderlake: Fix the typo for FSP_S_CONFIG param
V Sowmya
2021-06-24
soc/intel/alderlake: Refactor soc_silicon_init_params function
Subrata Banik
2021-06-24
soc/intel/alderlake: Rename FSP_S_CONFIG variable from params to s_cfg
Subrata Banik
2021-06-24
soc/intel/alderlake: Refactor platform_fsp_silicon_init_params_cb function
Subrata Banik
2021-06-23
soc/intel/alderlake: Use devfn_disable() function for XDCI
Subrata Banik
2021-06-18
soc/intel/alderlake: Add TBT PCIe root ports enablement
Bernardo Perez Priego
2021-06-16
soc/intel/alderlake: Make use of is_devfn_enabled() function
Subrata Banik
2021-06-07
soc/intel: Drop unused lpss functions
Furquan Shaikh
2021-05-18
soc/intel/alderlake: mb/intel/sm: Add tcss code
Deepti Deshatty
2021-04-16
soc/intel/alderlake: Allow devicetree to fill UPD related to TCSS OC
Maulik V Vaghela
2021-03-15
soc/intel/alderlake: Add CNVi Bluetooth flag at devicetree entry
Cliff Huang
2021-03-08
soc/intel/alderlake: Set LidStatus UPD if RUN_FSP_GOP selected
Ronak Kanabar
2021-02-05
soc/intel/alderlake: Refactor PCIE port config
Eric Lai
2021-01-10
soc/intel/alderlake: Refactor SoC code to maintain CPU and PCH PCIE RPs
Subrata Banik
2021-01-06
soc/intel/alderlake: Update CPU microcode patch base address/size
Subrata Banik
2020-10-03
soc/intel/alderlake/ramstage: Do initial SoC commit till ramstage
Subrata Banik