summaryrefslogtreecommitdiff
path: root/src/soc/amd/cezanne/include
AgeCommit message (Expand)Author
2021-09-09soc/amd/cezanne/include/gpio: add remote GPIO pin mux definitionsFelix Held
2021-08-31soc/amd/*/include/soc/gpio: remove GPIO_2_EVENTFelix Held
2021-08-30soc/amd/cezanne/fch: implement and use fch_clk_output_48MhzFelix Held
2021-07-17soc/amd/cezanne/graphics: add VBIOS ID remapping for BarceloFelix Held
2021-07-15soc/amd/cezanne: add ACPI CPPC support for AMDJulian Schroeder
2021-07-14soc/amd: move check_mca prototype to soc/amd/common/blocks/includeFelix Held
2021-07-14soc/amd/cezanne: add basic MCA supportFelix Held
2021-06-23soc/amd/cezanne: Init eSPI early if requiredMartin Roth
2021-06-16soc/amd/cezanne/include/soc/iomap: add eMMC MMIO base addressesFelix Held
2021-06-16soc/amd/cezanne,picasso/include/soc/iomap: reflow I2C_DEVICE_COUNTFelix Held
2021-06-16soc/amd/cezanne: factor out AOAC offset definesFelix Held
2021-06-16soc/amd/cezanne,picasso: add AOAC offset define for the eMMC controllerFelix Held
2021-06-11soc/amd/cezanne: remove warm reset flag codeFelix Held
2021-06-01soc/amd/cezanne/include/iomap: properly align definesFelix Held
2021-05-31soc/amd/cezanne: Add pre-FSPM call to the mainboardMartin Roth
2021-05-19soc/amd/cezanne/fch: add PCIe GPP clock generator configuration settingsFelix Held
2021-05-10cezanne/psp_verstage: update SRAM addressKangheui Won
2021-05-09soc/amd/cezanne: add GNB IOAPIC supportFelix Held
2021-05-05soc/amd/cezanne/agesa_acpi: add and call agesa_write_acpi_tablesFelix Held
2021-05-02soc/amd/cezanne: add verstage filesKangheui Won
2021-04-28soc/amd/cezanne: copy psp_transfer.h from picassoKangheui Won
2021-04-23soc/amd/cezanne: fix i2c compiler errors on non-x86Kangheui Won
2021-04-07soc/amd/cezanne: Pass DXIO and DDI Descriptors to FSPMatt Papageorge
2021-04-05soc/amd/cezanne: Add soc/msr.hRaul E Rangel
2021-03-29soc/amd: move PM_RST_CTRL1 register definition to common acpimmio headerFelix Held
2021-03-24mb/google/guybrush: disable KBRSTENKangheui Won
2021-03-22soc/amd/cezanne: Get I2C specific code for cezanneZheng Bao
2021-03-12soc/amd/common/block/smu: rename mailbox register definesFelix Held
2021-03-11soc/amd: move warm reset flag function prototypes to common codeFelix Held
2021-03-08soc/amd/cezanne: Allow GPIO defines to be used in ASLMathew King
2021-03-04soc/amd/cezanne: add SMU supportFelix Held
2021-02-22soc/amd/cezanne/acpi: Add MMIO devicesRaul E Rangel
2021-02-14soc/amd/cezanne: add partial data fabric setupFelix Held
2021-02-14soc/amd/cezanne/include/iomap: add HPET base addressFelix Held
2021-02-14soc/amd/cezanne: Fill FADT and MADTRaul E Rangel
2021-02-12soc/amd/cezanne: drop PWRS from GNVSFelix Held
2021-02-12soc/amd/cezanne: Add PCI IRQ Router definitionsRaul E Rangel
2021-02-11soc/amd/cezanne: select soc-specific ACPI functionalityFelix Held
2021-02-10soc/amd/cezanne/fch: add HAVE_SMI_HANDLER case to fch_init_acpi_portsFelix Held
2021-02-10soc/amd/cezanne: Add SPI registersRaul E Rangel
2021-02-09soc/amd/cezanne: Enable early LPC support in bootblock stageZheng Bao
2021-02-05soc/amd/cezanne/iomap: move MMIO range comment above MMIO rangesFelix Held
2021-02-05soc/amd/cezanne/fch: add ACPI I/O port setupFelix Held
2021-02-03soc/amd/cezanne: remove UART2/3 AOAC device offsetsFelix Held
2021-01-31soc/amd/cezanne: add soc/cpu.h with CPUID define for Cezanne A0 steppingFelix Held
2021-01-29soc/amd/cezanne: add empty ramstage FCH supportFelix Held
2021-01-22soc/amd/cezanne: add pci_devs.hFelix Held
2021-01-14soc/amd/cezanne: add AOAC supportFelix Held
2021-01-14soc/amd/cezanne: add console UART supportFelix Held
2020-12-18soc/amd/cezanne: Add SMI supportZheng Bao
2020-12-17soc/amd/cezanne: add GPIO definitionsFelix Held
2020-12-13soc/amd/cezanne: add caching setup in bootblockFelix Held
2020-12-11soc/amd/cezanne: add 0xcf9 resetFelix Held
2020-12-09soc/amd/cezanne: add basic early FCH initialization to bootblockFelix Held
2020-12-09soc/amd/cezanne: add common SMBus code to buildFelix Held
2020-12-05soc/amd/cezanne: add skeleton for new SoCFelix Held