summaryrefslogtreecommitdiff
path: root/src/cpu/intel
AgeCommit message (Expand)Author
2022-02-02cpu/intel/common: Add `set_feature_ctrl_vmx_arg()`Angel Pons
2022-02-01cpu/x86/lapic: Drop SMM_SERIALIZED_INITIALIZATIONKyösti Mälkki
2022-01-27cpu/intel/socket_p: Drop 'select SSE'Elyes HAOUAS
2022-01-27cpu/intel/socket_m: Drop 'select SSE'Elyes HAOUAS
2022-01-27cpu/intel/socket_LGA775: Drop 'select SSE'Elyes HAOUAS
2022-01-27cpu/intel/socket_FCBGA559: Drop 'select SSE'Elyes HAOUAS
2021-11-22cpu/intel/hyperthreading: Add missing header <arch/cpu.h>Raul E Rangel
2021-11-05cpu/intel: Use unsigned types in `get_cpu_count()`Angel Pons
2021-11-03cpu/x86/Kconfig: Remove unused CPU_ADDR_BITSArthur Heymans
2021-10-26src/cpu: drop CPU_X86_CACHE_HELPER and x86_enable_cache wrapper functionFelix Held
2021-10-26cpu/x86/Kconfig.debug_cpu: drop HAVE_DISPLAY_MTRRS optionFelix Held
2021-10-26cpu/x86: Introduce and use `CPU_X86_LAPIC`Felix Held
2021-10-26cpu/intel/socket_LGA775: Drop commented-out entriesFelix Held
2021-10-26cpu/intel/*/Kconfig: move selection of CPU_X86_CACHE_HELPERFelix Held
2021-10-26cpu/x86: Introduce `CPU_X86_CACHE_HELPER`Felix Held
2021-10-26cpu/amd,intel/*/Makefile: don't add cpu/x86/cacheFelix Held
2021-10-25cpu,soc/x86: always include cpu/x86/mtrr on x86 CPUs/SoCsFelix Held
2021-10-22cpu/x86/mp_init: move printing of failure message into mp_init_with_smmFelix Held
2021-10-21cpu/x86/mp_init: use cb_err as mp_init_with_smm return typeFelix Held
2021-10-21acpigen,soc/amd,cpu/intel: rework static DWORD for CPPC tableMichael Niewöhner
2021-10-19cpu/intel/speedstep: Constify `get_cst_entries()`Angel Pons
2021-10-18cpu/intel/hyperthreading: Use initial LAPIC IDsKyösti Mälkki
2021-10-18cpu/intel/hyperthreading: Use cpuid_get_max_func()Kyösti Mälkki
2021-10-18cpu/intel/hyperthreading: Use CPUID leaf 0xb without X2APICKyösti Mälkki
2021-10-15cpu/intel/haswell: Lock PKG_CST_CONFIG_CONTROL MSRAngel Pons
2021-10-13soc/amd/cezanne,soc/intel/common: rework CPPC table generationMichael Niewöhner
2021-09-17cpu: add missing arch/cpu.h includesFelix Held
2021-09-08cpu/x86/tsc: Deduplicate Makefile logicAngel Pons
2021-07-14src: use mca_clear_status function instead of open codingFelix Held
2021-07-14cpu/intel/*/*_init: use mca_get_bank_count()Felix Held
2021-07-14include/cpu/x86/msr: introduce IA32_MC_*(x) macrosFelix Held
2021-07-09soc/intel: Fix microcode loadingTim Wawrzynczak
2021-07-07Makefile.inc: Fix IFITTOOL dependenciesArthur Heymans
2021-07-07cpu/intel/car/core2/cache_as_ram: Add x86_64 supportPatrick Rudolph
2021-07-07ironlake: Add support for x86_64Patrick Rudolph
2021-07-06cpu/intel/car/p4: Add x86_64 supportArthur Heymans
2021-07-05cpu/intel/car/p4-netburst: Prepare for x86_64Arthur Heymans
2021-07-02src: Consolidate x86_64 support KconfigAngel Pons
2021-07-02src: Introduce `ARCH_ALL_STAGES_X86`Angel Pons
2021-06-30src: Move `select ARCH_X86` to platformsAngel Pons
2021-06-16cpu/intel/haswell: Select `HAVE_DISPLAY_MTRRS`Angel Pons
2021-06-16cpu/intel/haswell: Enable MCA loggingAngel Pons
2021-06-15nb/intel/sandybridge: Add x86_64 supportPatrick Rudolph
2021-06-07cpu/x86: Drop Kconfig PARALLEL_CPU_INITKyösti Mälkki
2021-06-07cpu/intel/model_2065x: Drop select PARALLEL_CPU_INITKyösti Mälkki
2021-06-07cpu/intel/hyperthreading: Build only for selected modelsKyösti Mälkki
2021-06-07cpu/x86: Default to PARALLEL_MP selectedKyösti Mälkki
2021-06-07cpu/intel/model_206ax/acpi.c: Do not report P_BLKAngel Pons
2021-06-07cpu/intel/model_206ax/acpi.c: Do not report P_BLKAngel Pons
2021-06-07cpu/intel/haswell/acpi.c: Do not report P_BLKAngel Pons
2021-06-07cpu/intel/model_206ax: Do not set PMG_IO_CAPTURE_ADDR MSRAngel Pons
2021-06-01cpu/intel/car/romstage.c: Drop unused function argumentArthur Heymans
2021-05-27src/intel/microcode: Add support for extended signature tableRizwan Qureshi
2021-05-26Add Kconfig TPMKyösti Mälkki
2021-05-25cpu/intel/fit: Fix top swap fitArthur Heymans
2021-05-25cpu/intel/fit: Remove broken ifittool argumentArthur Heymans
2021-05-25cpu/intel/fit: Make make fit entries depend on fit pointerArthur Heymans
2021-05-18cpu/x86: Only include smm code if CONFIG_HAVE_SMI_HANDLER=yArthur Heymans
2021-05-06src: Retype option API to use unsigned integersAngel Pons
2021-04-29cpu/x86/mtrr: Use a Kconfig for reserving MTRRs for OSTim Wawrzynczak
2021-04-23src: Replace remaining {get,set}_option() instancesAngel Pons
2021-04-15cpu/intel/common: use lapicid apiWonkyu Kim
2021-04-10cpu/intel/haswell: Use new fixed BAR accessorsAngel Pons
2021-03-19cpu/intel/fit: Reserve the FIT pointer using a .c fileArthur Heymans
2021-03-19cpu/intel/fit: Add the FIT table as a separate CBFS fileArthur Heymans
2021-03-12cpu/intel/microcode: Fix caching logic in intel_microcode_findFurquan Shaikh
2021-02-14cpu/intel/haswell: Constify ACPI c-state arraysAngel Pons
2021-02-14cpu/intel/haswell: Drop c-state table indirectionAngel Pons
2021-02-14cpu/intel/model_206ax: Drop c-state table indirectionAngel Pons
2021-02-14cpu/intel/model_206ax: Replace `generate_cstate_entries`Angel Pons
2021-02-12cpu/intel/haswell/acpi.c: Correct `get_cores_per_package`Angel Pons
2021-02-11src: Remove unused <arch/cpu.h>Elyes HAOUAS
2021-02-11cpu/intel/microcode: Fix typo in function parameterElyes HAOUAS
2021-02-02treewide [Kconfig]: Remove useless commentElyes HAOUAS
2021-02-01sb/intel/i82801gx,ix: Drop MPEN from GNVSKyösti Mälkki
2021-02-01cpu/intel/microcode: Reuse existing function to read MCU revisionArthur Heymans
2021-02-01soc/intel/*: Get rid of custom microcode cachingPatrick Rudolph
2021-01-28cpu/intel/socket_LGA775: Align CAR DCACHE_RAM_BASE to SIZEArthur Heymans
2021-01-28cpu/intel/microcode: Add caching layer in intel_microcode_findPatrick Rudolph
2021-01-28cpu/intel/common/fsb.c: Correct code styleFrans Hendriks
2021-01-28arch/x86: Remove most C_ENV_BOOTBLOCK_SIZE limitsKyösti Mälkki
2021-01-26cpu/intel/common/fsb.c: Add Broadwell CPUID modelsAngel Pons
2021-01-24cpu/intel/model_2065x: Drop configurable TDP copy-pastaAngel Pons
2021-01-24cpu/intel/model_2065x: Drop unused c-state codeAngel Pons
2021-01-24soc/intel/broadwell: Move romstage.c to HaswellAngel Pons
2021-01-24soc/intel/broadwell: Use Haswell CPU headersAngel Pons
2021-01-24cpu/intel/haswell: Add Broadwell CPUIDs and microcodeAngel Pons
2021-01-24cpu/intel/haswell: Set C9/C10 vccminAngel Pons
2021-01-24cpu/intel/haswell: Add fast ramp voltage for BroadwellAngel Pons
2021-01-22cpu/intel/haswell: Enable timed MWAIT if supportedAngel Pons
2021-01-21cpu/intel/haswell: Clean up CPUID definitionsAngel Pons
2021-01-21cpu/intel/haswell: Add s0ix supportAngel Pons
2021-01-21cpu/intel/socket_LGA775: Increase DCACHE_RAM_SIZEElyes HAOUAS
2021-01-18cpu/intel/smm/gen1/smmrelocate.c: Remove repeated wordElyes HAOUAS
2021-01-15build system: Always add coreboot.pre dependency to intermediatesPatrick Georgi
2021-01-15cpu/intel/haswell/acpi.c: Use C-state enum definitionsAngel Pons
2021-01-15cpu/intel/haswell: Factor out ACPI C-state valuesAngel Pons
2021-01-15cpu/intel/*init: Remove obsolete cache enablePatrick Rudolph
2021-01-15cpu/x86/mpinit: Serialize microcode updates for HT threadsPatrick Rudolph
2021-01-14build system: Structure and serialize INTERMEDIATEPatrick Georgi
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 08:47:51 +0000