summaryrefslogtreecommitdiff
path: root/src/cpu/intel
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-06-14 12:23:18 +0200
committerAngel Pons <th3fanbus@gmail.com>2021-06-16 14:49:55 +0000
commit2ec084fffdd93ae2297ae22562d85dd7494d53ad (patch)
tree520981dbc190f0669748421bd0cd4d98739383f6 /src/cpu/intel
parentdbdd528ffdd4748d5cb51dfa09217248c7919904 (diff)
cpu/intel/haswell: Select `HAVE_DISPLAY_MTRRS`
This option is valid for Broadwell as well as Haswell. Change-Id: I4f1e9663806bae279f6aca36f09a0c989c12e507 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/55491 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Diffstat (limited to 'src/cpu/intel')
-rw-r--r--src/cpu/intel/haswell/Kconfig1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/cpu/intel/haswell/Kconfig b/src/cpu/intel/haswell/Kconfig
index 8d08bd9bfb..814d15ec14 100644
--- a/src/cpu/intel/haswell/Kconfig
+++ b/src/cpu/intel/haswell/Kconfig
@@ -19,6 +19,7 @@ config CPU_SPECIFIC_OPTIONS
select CPU_INTEL_COMMON
select CPU_INTEL_COMMON_TIMEBASE
select HAVE_ASAN_IN_ROMSTAGE
+ select HAVE_DISPLAY_MTRRS
select CPU_INTEL_COMMON_VOLTAGE
config SMM_TSEG_SIZE