index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
intel
/
fsp_model_206ax
Age
Commit message (
Expand
)
Author
2018-10-11
src: Move common IA-32 MSRs to <cpu/x86/msr.h>
Elyes HAOUAS
2018-10-05
src: Fix MSR_PKG_CST_CONFIG_CONTROL register name
Elyes HAOUAS
2018-08-09
src/cpu: Fix typo
Elyes HAOUAS
2018-06-01
src/cpu: Remove unneeded includes
Elyes HAOUAS
2018-04-30
cpu/intel: Get rid of device_t
Elyes HAOUAS
2018-04-11
Revert "model_206ax: Use parallel MP init"
Arthur Heymans
2018-04-11
model_206ax: Use parallel MP init
Arthur Heymans
2017-11-23
Constify struct cpu_device_id instances
Jonathan Neuschäfer
2017-08-19
arch/x86: Clean up CONFIG_SMP and MAX_CPUS test
Kyösti Mälkki
2017-06-28
cpu/intel: add IS_ENABLED() around Kconfig symbol references
Martin Roth
2017-03-16
cpu/intel: Add int to unsigned
Lee Leahy
2017-03-16
cpu/intel: Fix the spacing issues
Lee Leahy
2017-03-16
cpu/intel: Indent with tabs
Lee Leahy
2016-12-27
cpu/intel/common: Add/Use common function to set virtualization
Matt DeVillier
2016-08-23
src/cpu: Capitalize CPU, APIC and IOAPIC typo fix
Elyes HAOUAS
2016-07-31
src/cpu: Capitalize CPU
Elyes HAOUAS
2016-03-08
x86 chipsets: utilize x86_setup_mtrrs_with_detect()
Aaron Durbin
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-28
cpu/intel/fsp_model_206ax: Load microcode in coreboot
Martin Roth
2015-10-22
Revert "Remove sandybridge and ivybridge FSP code path"
Martin Roth
2015-10-03
Remove sandybridge and ivybridge FSP code path
Alexandru Gagniuc
2015-09-30
cpu: microcode: Use microcode stored in binary format
Alexandru Gagniuc
2015-06-10
model_206ax: Fix APIC map when HT is disabled.
Vladimir Serbinenko
2015-06-10
fsp_model_206ax: Use common i945-ivy tseg SMM init.
Vladimir Serbinenko
2015-06-05
device_ops: add device_t argument to acpi_fill_ssdt_generator
Alexander Couzens
2015-06-04
Remove address from GPLv2 headers
Patrick Georgi
2015-05-28
smm: Merge configs SMM_MODULES and SMM_TSEG
Vladimir Serbinenko
2015-05-28
Migrate fsp_206ax to SMM_MODULES
Vladimir Serbinenko
2015-05-28
intel: Remove pstate_coord_type.
Vladimir Serbinenko
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-04-24
fsp: Move fsp to fsp1_0
Marc Jones
2015-02-16
acpi: Generate valid ACPI processor objects
Timothy Pearson
2015-02-11
cpu/intel: >= nehalem: add comments to msr finalize's
Alexander Couzens
2015-02-06
FSP & CBMEM: Fix broken cbmem CAR transition.
Martin Roth
2015-01-27
CBMEM: Always use DYNAMIC_CBMEM
Kyösti Mälkki
2015-01-27
vboot2: add verstage
Stefan Reinauer
2014-12-16
Intel FSP: Move to DYNAMIC_CBMEM
Kyösti Mälkki
2014-12-05
FSP platform microcode: Update to remove Kconfig variable
Martin Roth
2014-11-19
acpigen: Add and use acpigen_write_method.
Vladimir Serbinenko
2014-11-09
ibexpeak, bd82x6x: Move to implicit length patching
Vladimir Serbinenko
2014-10-27
{arch,cpu,drivers,ec}: Don't hide pointers behind typedefs
Edward O'Callaghan
2014-10-16
ACPI: Remove CONFIG_GENERATE_ACPI_TABLES
Vladimir Serbinenko
2014-09-12
cpu/intel/fsp_model_206ax/model_206ax_init.c: Correct comment
Paul Menzel
2014-08-12
cpu/intel/XXX/acpi.c: Fix coding style violation
Martin Roth
2014-08-04
cpu/intel: Fix out-of-bounds read due to off-by-one in condition
Edward O'Callaghan
2014-07-30
model_206ax_init.c: Trivial - fix indent
Edward O'Callaghan
2014-07-23
cpu/intel/fsp_model_206ax/model_206ax_init.c: Use macro `IS_ENABLED()`
Paul Menzel
2014-07-08
cpu: Trivial - drop trailing blank lines at EOF
Edward O'Callaghan
2014-07-05
intel: Make monotonic timer a first class citizen
Edward O'Callaghan
2014-05-30
cpu/intel/fsp_model_206ax: change realpath to readlink
Martin Roth
2014-05-17
build: separate CPPFLAGS from CFLAGS
Patrick Georgi
2014-05-17
build: CPPFLAGS is more common than INCLUDES
Patrick Georgi
2014-05-10
Replace SERIAL_CPU_INIT with PARALLEL_CPU_INIT
Kyösti Mälkki
2014-05-09
cougar_canyon2: Switch CPU/NB/SB to the shared FSP code
Martin Roth
2014-05-06
Introduce stage-specific architecture for coreboot
Furquan Shaikh
2014-05-03
Move ARCH_* from board/Kconfig to cpu or soc Kconfig.
Furquan Shaikh
2014-04-26
Rename coreboot_ram stage to ramstage
Furquan Shaikh
2014-03-16
Make POST device configurable.
Idwer Vollering
2014-02-12
PCI: Drop includes under cpu
Kyösti Mälkki
2014-02-06
usbdebug: Drop obsolete code
Kyösti Mälkki
2014-01-15
Re-declare CACHE_ROM_SIZE as aligned ROM_SIZE for MTRR
Kyösti Mälkki
2014-01-11
intel/fsp: Fix microcode including
Patrick Georgi
2013-12-13
cpu: Rename CPU_MICROCODE_IN_CBFS to SUPPORT_CPU_UCODE_IN_CBFS
Alexandru Gagniuc
2013-12-05
cpu: Remove BOARD_MICROCODE_CBFS_GENERATE Kconfig option
Alexandru Gagniuc
2013-12-04
Add the Intel FSP 206ax CPU core support
Marc Jones