summaryrefslogtreecommitdiff
path: root/src/vendorcode/mediatek/mt8195/dramc
AgeCommit message (Expand)Author
2023-05-13vendorcode/mediatek/mt8195: More sure ucDoneFlg is initializedArthur Heymans
2023-05-13vendorcode/mediatek/mt8195: Make order of operators more explicitArthur Heymans
2023-05-13vendorcode/mediatek/mt8195: Fix superfluous bracketsArthur Heymans
2023-05-13vendorcode/mediatek/mt8195: Fix casting enum of different typesArthur Heymans
2023-05-13vendorcode/mediatek/mt8195: Fix set but unused variablesArthur Heymans
2022-07-21mb/google: Replace some strings in regulator.cRex-BC Chen
2021-12-01vc/mediatek/mt8195: Fix rank1 CKE setting for single-rank DRAMRyan Chuang
2021-11-01vc/mediatek/mt8195: Remove unused code and commentsRyan Chuang
2021-10-08vc/mediatek/mt8195: fix misleading-indentation errorRex-BC Chen
2021-09-29vc/mediatek/mt8195: Remove unused codeRyan Chuang
2021-09-03vc/mediatek/mt8195: Remove unused codeRyan Chuang
2021-08-12vc/mediatek/mt8195: Optimize DRAM init time by disabling Vcore settingRyan Chuang
2021-08-09vc/mediatek/mt8195: Optimize DRAM init time by reducing I2C I/ORyan Chuang
2021-08-09vc/mediatek/mt8195: Optimize DRAM init time by limiting frequency countRyan Chuang
2021-07-28vc/mediatek/mt8195: Improve DRAM stability by impedance trackingRyan Chuang
2021-07-13vc/mediatek/mt8195: Remove redundant codeRyan Chuang
2021-07-12vc/mediatek/mt8195: Enable DRAM Vcore DVFS settingsRyan Chuang
2021-07-12vc/mediatek/mt8195: add FOR_COREBOOT defineRex-BC Chen
2021-07-07vc/mediatek/mt8195: Enable VREF calibration at DDR3200 for S0 stabilityRyan Chuang
2021-07-07vc/mediatek/mt8195: Improve settings of duty calibrationRyan Chuang
2021-06-30vc/mediatek/mt8195: Fix license headersRex-BC Chen
2021-06-24vc/mediatek/mt8195: Allow adjusting DRAM voltage in DRAM calibrationRyan Chuang
2021-06-15vc/mediatek/mt8195: Fix code indentationPatrick Georgi
2021-05-14vendor/mediatek: Add MT8195 dram initialization codeRyan Chuang
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 03:38:12 +0000