aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/fsp_rangeley/romstage.c
AgeCommit message (Expand)Author
2019-11-21nb/sb/cpu: Drop Intel Rangeley supportArthur Heymans
2019-08-15cpu/x86/smm: Promote smm_memory_map()Kyösti Mälkki
2019-06-03sb/intel/fsp_rangeley: Remove variable set but not usedElyes HAOUAS
2019-03-27Move calls to quick_ram_check() before CBMEM initKyösti Mälkki
2019-03-20src: Use 'include <string.h>' when appropriateElyes HAOUAS
2019-03-08coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner
2019-03-04device/mmio.h: Add include file for MMIO opsKyösti Mälkki
2019-03-01device/pci: Fix PCI accessor headersKyösti Mälkki
2019-02-07src: Remove unused include device/pnp_def.hElyes HAOUAS
2019-01-06usbdebug: Make the EHCI debug console work in the bootblockArthur Heymans
2019-01-06usbdebug: Refactor init callsKyösti Mälkki
2018-12-18southbridge: Remove unneeded include <pc80/mc146818rtc.h>Elyes HAOUAS
2018-11-12src: Remove unneeded include "{arch,cpu}/cpu.h"Elyes HAOUAS
2018-08-13src: Get rid of non-local header treated as localElyes HAOUAS
2017-01-12fsp 1.0 systems: Check for NULL when saving HobListPtrMartin Roth
2016-06-29intel romstage: Use run_ramstage()Kyösti Mälkki
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-14Revert "Remove FSP Rangeley SOC and mohonpeak board support"Martin Roth
2015-10-03Remove FSP Rangeley SOC and mohonpeak board supportAlexandru Gagniuc
2015-09-24coreboot: move TS_END_ROMSTAGE to one spotAaron Durbin
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-04-24fsp: Move fsp to fsp1_0Marc Jones
2015-02-15x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert
2015-02-09Intel FSP platforms: Fix timestampsKyösti Mälkki
2015-01-05timestamps: Switch from tsc_t to uint64_tStefan Reinauer
2014-12-16CBMEM console: Fix boards with BROKEN_CAR_MIGRATEKyösti Mälkki
2014-07-30southbridge/intel: Add fsp_rangeley supportMartin Roth