summaryrefslogtreecommitdiff
path: root/src/southbridge/amd/cimx/sb800/late.c
AgeCommit message (Expand)Author
2017-02-22southbridge/amd: Add LPC bridge acpi path for Family14 and SB800Tobias Diedrich
2016-08-31src/southbridge: Code formatingElyes HAOUAS
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-29amd/cimx/sb800/late.c: Add comment in `sb800_init()`Paul Menzel
2015-07-30SB800: Port to 64bitStefan Reinauer
2015-06-04devicetree: Discriminate device ops scan_bus()Kyösti Mälkki
2015-05-26acpi: Remove monolithic ACPIVladimir Serbinenko
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-04-27kbuild: automatically include southbridgesStefan Reinauer
2015-03-18bootstate: use structure pointers for scheduling callbacksAaron Durbin
2015-02-23AMD cimx/sb800: Disconnect PCI bridge 0:14.4 from pinsKyösti Mälkki
2015-02-15x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert
2015-02-14AMD cimx/sb800: Initially enable all GPP portsKyösti Mälkki
2015-02-14AMD cimx/sb800: Move cimx init for ramstageKyösti Mälkki
2015-02-14AMD cimx/sb800: Fix PCI-to-PCI bridge 0:14.4 configurationKyösti Mälkki
2015-02-14AMD cimx/sb800: Fix console outputKyösti Mälkki
2015-01-06AMD platforms: fix callout_entry doxygen errorsMartin Roth
2014-12-30drivers/pc80/mc146818rtc: Assume we always have ALTCENTURYGabe Black
2014-12-17southbridge/amd agesa & cimx spelling fixesMartin Roth
2014-11-22amdfam10: Move to per-device ACPIVladimir Serbinenko
2014-10-22cmos: Rename the CMOS related functions.Gabe Black
2014-07-02AMD/agesa: Add functions for AMD PCI IRQ routingDave Frodin
2014-06-21AMD cimx/sb800: Use acpi_is_wakeup_s3()Kyösti Mälkki
2014-06-11AMD/CIMx: Add functions for AMD PCI IRQ routingMike Loptien
2014-05-13southbridge/amd/sb?00/lpc.c: Move i8254/i8259 down in southbridgeEdward O'Callaghan
2014-04-20AMD AGESA cimx/sb800: Drop APIC_ID_OFFSET and MAX_PHYSICAL_CPUSKyösti Mälkki
2014-02-06usbdebug: Move under drivers/usbKyösti Mälkki
2013-07-01usbdebug: Drop duplicates of EHCI BAR relocation codeKyösti Mälkki
2013-04-18AMD/SB800: Define the GPP PCIe lane distributionDave Frodin
2013-03-01GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel
2013-02-23AMD/Persimmon: Add RTC init to CIMX SB800Mike Loptien
2012-12-12SB800: Add IMC ROM and fan control.Martin Roth
2012-11-27Enable the FCH GPP port prior to device enumerationDave Frodin
2012-08-05AMD SB: Call the rtc update if needed (Propagation)zbao
2012-05-08Clean up #ifsPatrick Georgi
2012-04-12Add Southbridge support for S3.zbao
2011-10-12SB800: Sata Enable bus master and enable ahci for AHCI/RAID modeKerry Sheh
2011-10-12sb800: Add Kconfig option ENABLE_IDE_COMBINED_MODEKerry Sheh
2011-10-11mainboard: complete the sb800 devicetree even device is offKerry Sheh
2011-09-07AMD F14 southbridge updateKerry She
2011-06-29amd southbirdge sb800 wrapper, pci bridge fixKerry She
2011-06-22Rename {CPU|NB|SB}/amd/*_wrapper foldersefdesign98
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-28 18:24:03 +0000