index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
skylake
/
bootblock
/
bootblock.c
Age
Commit message (
Expand
)
Author
2022-11-04
soc/intel/skylake: Clean up includes
Elyes Haouas
2021-03-01
soc/intel/skylake: Move `gspi_early_bar_init()` call
Angel Pons
2021-03-01
soc/intel: Drop `bootblock_cpu_init()` function
Angel Pons
2021-03-01
soc/intel/{skl,cnl}: Do not chain-include systemagent.h
Angel Pons
2021-03-01
soc/intel/{skl,icl}: Move tco_configure() to bootblock
Angel Pons
2020-06-02
{icelake,jasperlake,skylake,tigerlake}/bootblock.c: Clean up includes
Elyes HAOUAS
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-04-06
soc/intel/skylake: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-18
soc: Remove copyright notices
Patrick Georgi
2019-12-26
soc/intel/skylake: Rename pch_init() code
Usha P
2019-11-22
soc/intel/skylake: Refactor pch_early_init() code
Usha P
2019-10-26
soc/intel/skylake: drop support for FSP 1.1
Michael Niewöhner
2019-08-26
lib/bootblock: Add simplified entry with basetime
Kyösti Mälkki
2019-03-08
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
Julius Werner
2019-01-09
soc/intel: Clean mess around UART_DEBUG
Nico Huber
2018-08-20
soc/intel/common/block: Move common uart function to block/uart
Subrata Banik
2018-05-22
bootblock: Allow more timestamps in bootblock_main_with_timestamp()
Julius Werner
2017-12-22
ic2/designware: Move Intel i2c logic to shared driver
Chris Ching
2017-07-01
soc/intel/skylake: Remove unnecessary P-State and Flex Ratio assignment
Barnali Sarkar
2017-05-18
intel/common/block/i2c: Add common block for I2C and use the same in SoCs
Rizwan Qureshi
2017-04-06
soc/intel/skylake: Add support for GSPI controller
Furquan Shaikh
2017-03-17
soc/intel/skylake: Fix remaining issues detected by checkpatch
Lee Leahy
2016-11-30
soc/skylake: Move IO decode range out from pch_lpc_init
Teo Boon Tiong
2016-11-28
soc/intel/skylake: Initialize UART based on CONFIG_UART_DEBUG
Teo Boon Tiong
2016-08-18
soc/intel/skylake: Move bootblock specific code from skylake/romstage
Naresh G Solanki
2016-08-18
skylake: Do FspTempRamInit only for FSP1.1 & tidy up PCH early init
Rizwan Qureshi
2016-07-28
intel/fsp1_1: Add C entry support to locate FSP Temp RAM Init
Subrata Banik
2016-07-28
soc/intel/skylake: Add C entry bootblock support
Subrata Banik
2016-07-28
soc/intel/skylake: Do cache as ram and prepare for C entry
Subrata Banik