index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
quark
/
romstage
/
Makefile.inc
Age
Commit message (
Expand
)
Author
2020-05-18
src: Remove leading blank lines from SPDX header
Elyes HAOUAS
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-09
src/: Replace GPL boilerplate with SPDX headers
Patrick Georgi
2020-03-18
soc: Remove copyright notices
Patrick Georgi
2019-10-26
soc,mb/intel: clean up remaining FSP2.0 socs/boards
Michael Niewöhner
2019-08-30
intel/quark: Use common romstage entry
Kyösti Mälkki
2019-08-30
intel/quark: Remove extra steps on entry to romstage
Kyösti Mälkki
2019-02-11
mb/intel/galileo: Drop the FSP1.1 option
Arthur Heymans
2016-08-05
soc/intel/quark: Add FSP 2.0 romstage support
Lee Leahy
2016-08-05
soc/intel/quark: Add FSP 2.0 boot block support
Lee Leahy
2016-08-03
soc/intel/quark: Prepare for FSP2.0 support
Lee Leahy
2016-06-12
soc/intel/quark: Add C bootblock
Lee Leahy
2016-05-31
soc/intel/quark: Move UART init into romstage.c
Lee Leahy
2016-05-31
soc/intel/quark: Add PCIe reset support
Lee Leahy
2016-03-07
soc/intel/quark: Split out MTRR support
Lee Leahy
2016-02-10
soc/intel/quark: Report CPU info
Lee Leahy
2016-02-09
soc/intel/quark: Enable Serial Port
Lee Leahy
2016-02-08
soc/intel/quark: Add TempRamInit support
Lee Leahy
2016-02-08
soc/intel/quark: Enable ESRAM
Lee Leahy