index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
meteorlake
/
cpu.c
Age
Commit message (
Expand
)
Author
2023-12-18
soc/intel/mtl: Adaptively disable 3-strike error for QS silicon
Subrata Banik
2023-04-06
soc/intel/meteorlake: Perform feature control lock
Subrata Banik
2023-04-06
soc/intel/meteorlake: Enable VMX using coreboot CPU feature program
Subrata Banik
2023-04-06
soc/intel/meteorlake: Set AES-NI Lock
Subrata Banik
2023-04-06
soc/intel/meteorlake: Disable 3-strike error
Subrata Banik
2023-04-02
soc/intel/meteorlake: Set Power Performance Platform Override
Subrata Banik
2023-04-02
soc/intel/meteorlake: Add EPP override support
Subrata Banik
2023-04-01
soc/intel/meteorlake: Enable 'struct cpu_info' update for MTL
Sridhar Siricilla
2023-02-23
soc/intel: Use common codeflow for MP init
Arthur Heymans
2023-01-10
soc/intel: Add Kconfigs to define scaling factor for cores
Sridhar Siricilla
2023-01-06
soc/intel/: Rename small and big cores references
Sridhar Siricilla
2022-12-22
soc/intel/meteorlake: Update scaling factor MTL big core
Sridhar Siricilla
2022-12-08
soc/intel/meteorlake: Implement SoC override to set CPU privilege level
Subrata Banik
2022-11-04
soc/intel: Include <cpu/cpu.h> instead of <arch/cpu.h>
Elyes Haouas
2022-08-26
soc/intel/mtl: Activate TME on all CPUs
Tarun Tuli
2022-07-18
soc/intel/meteorlake: Enable `DEFAULT_X2APIC_LATE_WORKAROUND`
Subrata Banik
2022-06-29
soc/intel/mtl: Do initial Meteor Lake SoC commit till ramstage
Ravi Sarawadi