summaryrefslogtreecommitdiff
path: root/src/soc/intel/common/block
AgeCommit message (Expand)Author
2021-11-10Rename ECAM-specific MMCONF KconfigsShelley Chen
2021-11-09soc/intel: generate SSDT instead of using GNVS for SGXMichael Niewöhner
2021-11-08soc/intel: drop Kconfig `PM_ACPI_TIMER_OPTIONAL`Michael Niewöhner
2021-11-04soc/intel: Replace bad uses of `find_resource`Angel Pons
2021-11-01soc/intel: Don't send CSE EOP if CSME is disabledSean Rhodes
2021-11-01soc/intel/common/block/cse: Add get_me_fw_version functionJohnny Lin
2021-10-27soc/intel/common/acpi: Correct IPC sub command for reading LPM requirementEthan Tsao
2021-10-26soc/intel: Update api name for getting spi destination idWonkyu Kim
2021-10-26soc/intel/common: Add HECI Reset flow in the CSE driverSridhar Siricilla
2021-10-25soc/intel/common: Skip CSE post hook when CSE is disabledSubrata Banik
2021-10-22sb,soc/intel: Replace set_ioapic_id() with setup_ioapic()Kyösti Mälkki
2021-10-22sb,soc/intel: Set IOAPIC max entries before APIC IDKyösti Mälkki
2021-10-22sb,soc/intel: Set IOAPIC redirection entry countKyösti Mälkki
2021-10-22cpu/x86/mp_init: use cb_err as status return type in remaining functionsFelix Held
2021-10-20soc/intel/{skl,apl}: don't run or even include SGX code if disabledMichael Niewöhner
2021-10-19soc/intel/common/block/cse: Use newly added `create-cse-region`Furquan Shaikh
2021-10-19soc/intel/common/cse: Support RW update when stitching CSE binaryFurquan Shaikh
2021-10-19soc/intel/common/cse: Add support for stitching CSE componentsFurquan Shaikh
2021-10-19soc/intel: Constify `soc_get_cstate_map()`Angel Pons
2021-10-18ACPI: Have common acpi_fill_mcfg()Kyösti Mälkki
2021-10-17soc/intel/{common,apl,glk}: guard PM Timer option on SoCs w/o PM TimerMichael Niewöhner
2021-10-17soc/intel/*: only enable PM Timer emulation if the PM Timer is disabledMichael Niewöhner
2021-10-17soc/intel: implement ACPI timer disabling per SoC and drop common codeMichael Niewöhner
2021-10-17soc/intel/common: add possiblity to override GPE0 to acpi_fill_soc_wakeMichael Niewöhner
2021-10-17soc/intel/common/acpi: drop `RTC_EN` from static wake bits maskMichael Niewöhner
2021-10-17soc/intel: deduplicate acpi_fill_soc_wakeMichael Niewöhner
2021-10-17soc/intel/common: add SGX fields to GNVSMichael Niewöhner
2021-10-16soc/intel/pmc: add a note about legacy OSes/payloads to PM Timer KconfigMichael Niewöhner
2021-10-16soc/intel/{common,skl}: set ACPI_FADT_PLATFORM_CLOCK based on KconfigMichael Niewöhner
2021-10-15soc/intel/common/cse: Split CSE metadata into two CBFS filesFurquan Shaikh
2021-10-14soc/intel/common/cse: Reorganize firmware update checks for CSE LiteFurquan Shaikh
2021-10-13soc/intel/common/tcss: Optimize USB-C DP flow and code structureDerek Huang
2021-10-13soc/intel: drop P_BLK supportMichael Niewöhner
2021-10-06soc/intel/common: Helper function to check CSE device `devfn` statusSubrata Banik
2021-10-06soc/intel/common/../cse: Allow D0i3 enable/disable for all CSE devicesSubrata Banik
2021-10-05src/soc to src/superio: Fix spelling errorsMartin Roth
2021-10-02soc/intel/common: round PM Timer emulation frequency multiplierMichael Niewöhner
2021-10-02soc/intel/common/../cse: Avoid caching of CSE BARSubrata Banik
2021-10-02soc/intel/common/../cse: Append `_MS` with CSE_DELAY_BOOT_TO_RO macroSubrata Banik
2021-10-01mb/google/brya: move MILLIWATTS_TO_WATTS macro in header fileSumeet Pawnikar
2021-10-01soc/intel/common: Add PMC IPC commands for FIVR controlSumeet Pawnikar
2021-09-30soc/intel/common/block/sgx: Fix typo in log messageAngel Pons
2021-09-30soc/intel/alderlake: Add CPU ID 0x906a4Meera Ravindranath
2021-09-30soc/intel/common/../cse: Append the time units to the HECI macro namesSubrata Banik
2021-09-30soc/intel/common/cse: Late sending EOP msg if !HECI_DISABLE_USING_SMMSubrata Banik
2021-09-30soc/intel/common/../cse: Perform D0I3 bit reset/set prior sending EOPSubrata Banik
2021-09-30soc/intel/common/../cse: Create APIs for CSE device state transitionSubrata Banik
2021-09-29soc/intel/common/block/smbus: Drop reg-script usageAngel Pons
2021-09-29soc/intel: Rename GNVS struct member to match ASLAngel Pons
2021-09-29soc/intel/alderlake: Add GFx Device ID 0x46c3Selma Bensaid
2021-09-23soc/amd,intel/common/include/gpio: improve documentation of overridesFelix Held
2021-09-20soc/intel/{common,tgl,adl}: guard TME Kconfig option by SoC supportMichael Niewöhner
2021-09-16drivers/intel/fsp2_0: Refactor MultiPhaseSiInit API calling methodSubrata Banik
2021-09-16soc/intel/common: Make read_pmc_lpm_requirements more clearTim Wawrzynczak
2021-09-16drivers/intel/fsp2_0: Pass orientation to fsp_report_framebuffer_infoTim Wawrzynczak
2021-09-16soc/intel/common: Add panel_orientation field to common chip configTim Wawrzynczak
2021-09-15soc/intel/block/../tcss: Create enum for TCSS Port0/1/2/3Subrata Banik
2021-09-10soc/intel/common: Delete pep.aslTim Wawrzynczak
2021-09-10soc/intel/common: Add Intel Power Engine support to discoverable PMCTim Wawrzynczak
2021-09-10soc/intel/common/block/acpi: Add LPM requirements support to PEPD _DSMTim Wawrzynczak
2021-09-10soc/intel/common/block/acpi: Move pep.asl to acpigenTim Wawrzynczak
2021-09-08soc/intel/common: Avoid NULL pointer deferenceJohn Zhao
2021-09-06soc/intel/adl: Move USB4 hotplug Kconfig to commonFurquan Shaikh
2021-09-05soc/intel/common/cse: Add argument for CSE fixed client addrRizwan Qureshi
2021-09-05soc/intel/common: Add PMC IPC commands for FIVRSumeet Pawnikar
2021-09-03soc/intel/common: get tdp of CPU for different SKUsSumeet Pawnikar
2021-08-28soc/intel/common: Use CHIPSET_LOCKDOWN_COREBOOT by defaultFelix Singer
2021-08-26soc/intel/common/block: Add PAM locking functionTim Wawrzynczak
2021-08-24soc/intel: Add TGL-H CPUIDJeremy Soller
2021-08-20soc/intel/adl: Update PCI ID for ADL-M SKUSumeet Pawnikar
2021-08-19soc/intel/common: Add TGL-H PCI IDsJeremy Soller
2021-08-16soc/intel/common/block/cpu: Introduce CAR_HAS_L3_PROTECTED_WAYS KconfigSubrata Banik
2021-08-15soc/intel/common: Calculate and configure SF Mask 1Subrata Banik
2021-08-15soc/intel/common: Calculate and configure SF Mask 2Subrata Banik
2021-08-09soc/intel/common/pcie/rtd3: Update _S0W to use symbol instead of 4Tim Wawrzynczak
2021-08-09soc/intel/common/cpu: Handle non-zero BSP APIC ID in init_cpusMAULIK V VAGHELA
2021-08-05soc/intel/alderlake: Add GFx Device ID 0x46aaBora Guvendik
2021-07-28Revert "soc/intel/common/block/gpio: Add support to program VCCIO selection"Karthikeyan Ramasubramanian
2021-07-26soc/intel/common/block/gpio: Add support to program VCCIO selectionKarthikeyan Ramasubramanian
2021-07-24soc/intel/common/block: Add space before comment delimiterSubrata Banik
2021-07-20soc/intel/alderlake: Add support for I2C6 and I2C7Varshit B Pandya
2021-07-19soc/intel/common: Rename kconfig PMC_EPOCLean Sheng Tan
2021-07-17soc/intel/common/block: Drop unused `intelblocks/mp_init.h` includeSubrata Banik
2021-07-17cpu/intel: Add dedicated file to grow Intel CPUIDsSubrata Banik
2021-07-14src: use mca_clear_status function instead of open codingFelix Held
2021-07-14soc/intel/alderlake: Add GFx Device ID 0x46a6Maulik V Vaghela
2021-07-14soc/intel/common: Use SPR for backing up data way and eviction maskSubrata Banik
2021-07-14soc/intel/common/block/cpu/cpulib: use mca_get_bank_count()Felix Held
2021-07-14include/cpu/x86/msr: introduce IA32_MC_*(x) macrosFelix Held
2021-07-12soc/intel/common/irq: Program IRQ pin in irq_program_non_pch()Tim Wawrzynczak
2021-07-02arch/x86: Add X86_CUSTOM_BOOTMEDIARaul E Rangel
2021-07-02soc/intel/common/block/cse: Add ME EOP timestampsTim Wawrzynczak
2021-07-01soc/intel: Refactor `xdci_can_enable()` functionAngel Pons
2021-06-30soc/intel/common/block/cse: Add BWG error recovery to EOP failureTim Wawrzynczak
2021-06-30soc/intel/common: Refine pmc_get_xtal_freq functionLean Sheng Tan
2021-06-30soc/intel/common: Move PMC EPOC related code to Intel common codeLean Sheng Tan
2021-06-29soc/intel/cannonlake: Use new IRQ moduleTim Wawrzynczak
2021-06-29soc/intel/common/irq: Add function to return IRQ for PCI devfnTim Wawrzynczak
2021-06-29soc/intel/common/irq: Internally cache PCI IRQ resultsTim Wawrzynczak
2021-06-29soc/intel/common/irq: Add function to program north PCI IRQsTim Wawrzynczak