index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
common
/
block
/
pcie
Age
Commit message (
Expand
)
Author
2021-08-19
soc/intel/common: Add TGL-H PCI IDs
Jeremy Soller
2021-08-09
soc/intel/common/pcie/rtd3: Update _S0W to use symbol instead of 4
Tim Wawrzynczak
2021-04-28
soc/intel: Rename 200-series PCH device IDs
Angel Pons
2021-04-21
soc/intel/alderlake: rename CONFIG_MAX_PCIE_CLOCKS to CONFIG_MAX_PCIE_CLOCK_SRC
Rizwan Qureshi
2021-03-22
acpi/acpigen.h: Add more intuitive AML package closing functions
Jakub Czapiga
2021-03-15
pciexp_device: Rewrite LTR configuration
Nico Huber
2021-03-12
device: Give `pci_ops.set_L1_ss_latency` a proper name
Nico Huber
2021-01-22
soc/intel/commmon: Include Alder Lake device IDs
Varshit Pandya
2021-01-18
soc/intel/common/pcie: Allow pcie_rp_group table to be non-contiguous
Furquan Shaikh
2021-01-12
soc/intel/common/pcie: Add helper function for getting mask of enabled ports
Furquan Shaikh
2020-11-20
soc/intel/common: Add PCIe Runtime D3 driver for ACPI
Duncan Laurie
2020-08-05
soc/intel/common: Include Alder Lake device IDs
Subrata Banik
2020-07-28
src: Never set ISA Enable on PCI bridges
Angel Pons
2020-07-12
soc/intel/common/block/pcie: Select ASPM on mainboard basis
Christian Walter
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-04-06
soc/intel/common: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-18
soc: Remove copyright notices
Patrick Georgi
2020-02-25
soc/intel/common: Update Jasper Lake Device IDs
Meera Ravindranath
2020-01-22
soc/intel/common: Add Elkhartlake Device IDs
Tan, Lean Sheng
2019-12-13
soc/intel/common: Add PCI device IDs for CMP-H
Gaggery Tsai
2019-12-10
soc/intel/common: Add Jasperlake Device IDs
rkanabar
2019-11-16
soc/intel: Implement PCIe RP devicetree update based on LCAP
Nico Huber
2019-11-05
soc/intel/common: Include Tigerlake device IDs
Ravi Sarawadi
2019-10-01
intel/pci: Utilise pci_def.h for PCI_BRIDGE_CONTROL
Kyösti Mälkki
2019-09-06
soc/intel/skylake: Add Lewisburg family PCH support
Maxim Polyakov
2019-03-27
device/pciexp_device: Convert LTR non-snoop/snoop value into common macro
Subrata Banik
2019-03-21
{northbridge, soc, southbridge}/intel: Make use of generic set_subsystem()
Subrata Banik
2019-03-19
Fix 'unsigned int' to bare use of 'unsigned'
Subrata Banik
2019-03-08
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
Julius Werner
2019-02-26
soc/intel/common: Include cometlake PCH IDs
Ronak Kanabar
2018-11-19
soc/intel/{common, skylake}: Make ASPM enabling as common PCH feature
Subrata Banik
2018-11-07
soc/intel/common: Include Icelake device IDs
Aamir Bohra
2018-10-17
soc/intel/cannonlake: Add new cannon lake PCH-H support
praveen hodagatta pranesh
2018-09-18
soc/intel/common/block: Don't use device_t in ramstage
Elyes HAOUAS
2018-04-20
pci: Move inline PCI functions to pci_ops.h
Patrick Rudolph
2017-12-13
soc/intel/common/block: Add option to have subsystem_id in common pci driver
Subrata Banik
2017-08-04
soc/intel/common: Add Cannonlake pci ids for common
Lijian Zhao
2017-05-22
soc/intel/common: Add Intel PCIe common code
Aamir Bohra