summaryrefslogtreecommitdiff
path: root/src/soc/intel/cannonlake
AgeCommit message (Expand)Author
2019-08-05soc/intel/cnl/graphics: Hook up libgfxinitNico Huber
2019-08-04soc/intel/common/block/uart: Update the UART PCI device referenceAamir Bohra
2019-08-02soc/intel/cannonlake: Enable ACPI timer emulation if PM timer is disabledAamir Bohra
2019-08-02soc/intel/cannonlake: Disable ACPI PM timer to reduce S0ix power usageSubrata Banik
2019-08-02soc/intel/common/pch: Move thermal kconfig selection into common/pchSubrata Banik
2019-08-01soc/intel/cannonlake/bootblock: Clear the GPI IS & IE registersDavid Wu
2019-07-31soc/intel/cannonlake: Enable FSP to use coreboot stack for cometlakeAamir Bohra
2019-07-31soc/intel/cannonlake: Enable PCH Thermal Sensor configuration for S0ixSumeet Pawnikar
2019-07-30soc/intel/cnl: Only print ME status one timeTim Wawrzynczak
2019-07-30soc/intel/cannonlake: Allow coreboot to handle required chipset lockdownSubrata Banik
2019-07-30soc/intel/cannonlake: Add new PCI IDsFelix Singer
2019-07-30soc/intel/{broad,cannon,sky}: Fix possible out-of-bounds readsJacob Garber
2019-07-29soc/intel/cannonlake: Correct the data type of serial_io_devAamir Bohra
2019-07-25soc/intel: Guard remaining SA_DEV_ROOT definitionKyösti Mälkki
2019-07-25soc/intel/cannonlake: Split the "internal PME" wake-up into more detailPaul Fagerburg
2019-07-21soc/intel: Expand SA_DEV_ROOT for ramstageKyösti Mälkki
2019-07-21soc/intel: Fix chip_info for PCH_DEV_PMCKyösti Mälkki
2019-07-19soc/intel/common: Add SOC specific function to get XHCI USB infoKarthikeyan Ramasubramanian
2019-07-18soc/intel: Use config_of()Kyösti Mälkki
2019-07-18soc/intel: Use config_of_path(SA_DEVFN_ROOT)Kyösti Mälkki
2019-07-17soc/intel/cannonlake: Add device Ids for new CFL SKUs supportLean Sheng Tan
2019-07-17soc/intel: Fix regression with hidden PCI devicesKyösti Mälkki
2019-07-16soc/intel/{cnl,icl}: Always use CAR NEM enhanced by defaultAngel Pons
2019-07-15intel/cannonlake: Fix indentationKyösti Mälkki
2019-07-13soc/intel/cannonlake: Remove unused header files from southbridge.aslAamir Bohra
2019-07-13cpu/x86: Move smm_lock() prototypeKyösti Mälkki
2019-07-13soc/intel/cnl: Sync CONFIG_LPSS_UART_FOR_CONSOLE with FSPNico Huber
2019-07-12soc/intel/common: Add Coffee Lake H 6+2 Xeon graphics idNico Huber
2019-07-12soc/intel/common: Add CM246 LPC device idNico Huber
2019-07-11soc/intel/cannonlake: Add GPID and CGPM methods to GPIO ASLTim Wawrzynczak
2019-07-11soc/intel/cannonlake: Make EC S0ix notification optional in LPITTim Wawrzynczak
2019-07-11soc/intel/common/timer: Move USE_LEGACY_8254_TIMER into common/block/timerSubrata Banik
2019-07-10soc/intel: Remove invalid smm_relocate stubsKyösti Mälkki
2019-07-09arch/x86: Flip HAVE_MONOTONIC_TIMER defaultKyösti Mälkki
2019-07-09cpu/x86: Flip SMM_TSEG defaultKyösti Mälkki
2019-07-07soc/intel/{cannonlake,icelake}: Do not define PCH_DEV_PMC in ramstageFurquan Shaikh
2019-07-07soc/intel/cannonlake, mb/google/sarien: Get rid of unused dev paramFurquan Shaikh
2019-07-07soc/intel/cannonlake: Use SA_DEV_ROOT instead of PCH_DEV_PMCFurquan Shaikh
2019-07-06soc/intel/cannonlake: Fix outb orderJeremy Soller
2019-07-06soc/intel/cannonlake: Override PRERAM_CBMEM_CONSOLE_SIZE default valueSubrata Banik
2019-07-05soc/intel/cannonlake: Fix PMC and GPIO block values for PCH-HJeremy Soller
2019-07-04soc/intel: Replace uses of dev_find_slot()Kyösti Mälkki
2019-07-04arch/x86: Adjust size of postcar stackKyösti Mälkki
2019-07-02soc/intel/cannonlake: Add support to log XHCI wake eventsPaul Fagerburg
2019-07-01Use 3rdparty/intel-microcodeArthur Heymans
2019-06-28soc/intel/cannonlake: fix use of legacy 8254 timerMatt DeVillier
2019-06-26soc/intel/cannonlake/Kconfig: Don't have all variants select SOC_INTEL_CANNON...Arthur Heymans
2019-06-21soc/intel: Provide SPD manufacturer ID and module type to SMBIOSDuncan Laurie
2019-06-21soc/intel/cannonlake: Rename SOC_INTEL_COMMON_CANNONLAKE_BASEArthur Heymans
2019-06-13soc/intel/{cml, whl}: Add option to skip HECI disable in SMMSubrata Banik
2019-06-12vendorcode/intel/fsp/fsp2_0/cometlake: Update FSP-M/S header files as per v1155Aamir Bohra
2019-06-07soc/intel/cannonlake: Add _DSM method for SD controllerV Sowmya
2019-06-06src/soc/intel/common/smbios: Add addtional infos to dimm_infoChristian Walter
2019-06-04soc/intel/cannonlake: Do not read SPD again if index hasn't changedFurquan Shaikh
2019-06-03soc/intel: Replace UART_BASE() and friends with a KconfigNico Huber
2019-06-03soc/intel/{skl,cnl,icl}: Drop soc_uart_set_legacy_mode()Nico Huber
2019-05-29src/soc: Add missing 'include <types.h>'Elyes HAOUAS
2019-05-28soc/intel/cannonlake: Dump ME status info before notify EndOfFirmwareBora Guvendik
2019-05-22post_code: add post code for hardware initialization failureKeith Short
2019-05-22soc/intel/cannonlake: Dump ME f/w version and status informationTim Wawrzynczak
2019-05-21soc/intel: Remove unused pointer argument in mca_configure()Subrata Banik
2019-05-20soc/intel/cannonlake: Configure SPI CS parameters in FSP UPD.Tim Wawrzynczak
2019-05-20soc/intel/cannonlake: Make use of gpio_pm_configure()Subrata Banik
2019-05-18soc/intel: Fill DIMM serial number from SPDDuncan Laurie
2019-05-15soc/intel/cannonlake: Support different SPD read type for each slotPhilip Chen
2019-05-13soc/intel/{cannonlake,icelake}: Drop unused cbmem.c fileElyes HAOUAS
2019-05-11soc/intel/cnl: Enable VT-dJohn Zhao
2019-05-09soc/intel/cannonlake: Fix pcie clock numberLijian Zhao
2019-05-07mb/google/sarien: Add SMBIOS type 9 fieldsLijian Zhao
2019-05-06soc/intel/cannonlake/acpi: Add board level s0ix call backEric Lai
2019-05-06soc/intel/cannonlake: Add GPIO dual-route support.Tim Wawrzynczak
2019-05-01mb/google/sarien: Disable S5 wake on LAN by defaultEric Lai
2019-04-30vboot: refactor OPROM codeJoel Kitching
2019-04-29soc/intel: Add GPI interrupt config register offset infoKarthikeyan Ramasubramanian
2019-04-29soc/intel/cannonlake: Modify dq_map to provide for 6 entriesPaul Fagerburg
2019-04-26soc/{amd,intel}/chip: Use local include for chip.hElyes HAOUAS
2019-04-253rdparty/fsp: Update submodule pointer to upstream masterMatt DeVillier
2019-04-23soc/intel/cannonlake: add missing console.h includePatrick Georgi
2019-04-23soc/intel/cannonlake: Enable PlatformDebugConsent by KconfigKane Chen
2019-04-23soc/intel/cannonlake: Add null reference check for Cnvi and XdciAamir Bohra
2019-04-23src: include <assert.h> when appropriateElyes HAOUAS
2019-04-23src: Add missing include 'console.h'Elyes HAOUAS
2019-04-22Revert "soc/intel/cannonlake: Enable coreboot MP PPI service for WHL/CML"Lijian Zhao
2019-04-19soc/intel/cannonlake: Add report for iGD 0x3ea1Lijian Zhao
2019-04-18soc/intel/cnl: Generate DMAR ACPI tableJohn Zhao
2019-04-16soc/intel/cannonlake: Configure Vmx support using KconfigRonak Kanabar
2019-04-16soc/intel/cannonlake: Implement soc side VMX supportRonak Kanabar
2019-04-16soc/intel/cannonlake: Enable coreboot MP PPI service for WHL/CMLSubrata Banik
2019-04-13soc/intel/cpulib: Remove redundent enable/disable functionsSubrata Banik
2019-04-12soc/intel/cannonlake: Select FSP_M_XIPFurquan Shaikh
2019-04-12soc/intel/cannonlake: Do not use XIP_ROM_SIZEFurquan Shaikh
2019-04-11soc/intel/cannonlake: Correct the GPE DWx mapping for GPIO groupsAamir Bohra
2019-04-08Replace remaining IS_ENABLED(CONFIG_*) with CONFIG()Nico Huber
2019-04-08src/soc/intel/cannonlake: Remove ITSS IPC restoreAamir Bohra
2019-04-06src: Use include <delay.h> when appropriateElyes HAOUAS
2019-04-06src: Use #include <timer.h> when appropriateElyes HAOUAS
2019-04-01soc/intel/cannonlake: Add FSP UPD to unlock GPIO pads in devicetreeKrishna Prasad Bhat
2019-03-29soc/intel/cannonlake: Ignore GBE LTRLijian Zhao
2019-03-28soc/intel/cannonlake: Update CPU Ratio base on MSRLijian Zhao
2019-03-27soc/intel/cannonlake: Configure voltage margining policiesKrzysztof Sywula