summaryrefslogtreecommitdiff
path: root/src/soc/intel/cannonlake/chip.h
AgeCommit message (Expand)Author
2020-03-04src: capitalize 'PCIe'Elyes HAOUAS
2020-02-28soc/intel/cannonlake: Plumb TetonGlacierMode into dtEdward O'Callaghan
2020-02-04soc/intel/cannonlake: Allow Audio DSP OSC qualification for low power idleAamir Bohra
2020-01-18soc/intel/cannonlake: Add chip config for SATA strengthJamie Chen
2020-01-08soc/intel/cannonlake: Add VR config for CMLJamie Chen
2019-12-12soc/intel/{cnl,icl,skl,tgl}: Remove unused gpe0_en_* from chip.hFurquan Shaikh
2019-11-27soc/intel/cannonlake: Disable USB2 PHY Power gatingSurendranath Gurivireddy
2019-11-26soc/intel/cannonlake: Add chip config to override CPU flex ratioSubrata Banik
2019-11-04soc/intel/sgx: convert SGX and PRMRR devicetree options to KconfigMichael Niewöhner
2019-09-29soc/intel: Rename <intelblocks/chip.h>Kyösti Mälkki
2019-09-12soc/intel/cnl: Remove unnecessary FSP UPD “PchPwrOptEnable” usageSubrata Banik
2019-09-12soc/intel/cannonlake: Add config for sata devslp pad reset configurationAamir Bohra
2019-08-26soc/intel/cannonlake: Add config to disable display audio codecAamir Bohra
2019-08-20soc/intel/cnl: Add provision to configure SD controller write protect pinAamir Bohra
2019-06-28soc/intel/cannonlake: fix use of legacy 8254 timerMatt DeVillier
2019-06-21soc/intel/cannonlake: Rename SOC_INTEL_COMMON_CANNONLAKE_BASEArthur Heymans
2019-05-20soc/intel/cannonlake: Make use of gpio_pm_configure()Subrata Banik
2019-05-11soc/intel/cnl: Enable VT-dJohn Zhao
2019-05-09soc/intel/cannonlake: Fix pcie clock numberLijian Zhao
2019-05-07mb/google/sarien: Add SMBIOS type 9 fieldsLijian Zhao
2019-05-01mb/google/sarien: Disable S5 wake on LAN by defaultEric Lai
2019-04-23soc/intel/cannonlake: Enable PlatformDebugConsent by KconfigKane Chen
2019-04-16soc/intel/cannonlake: Configure Vmx support using KconfigRonak Kanabar
2019-04-01soc/intel/cannonlake: Add FSP UPD to unlock GPIO pads in devicetreeKrishna Prasad Bhat
2019-03-27soc/intel/cannonlake: Configure voltage margining policiesKrzysztof Sywula
2019-03-21soc/intel/cannonlake: Assign FSP UPDs for HPD and Data/CLK of DDI portsKrishna Prasad Bhat
2019-03-16soc/intel/cannonlake: Add required FSP UPD changes for CMLSubrata Banik
2019-03-08coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner
2019-02-22soc/intel/cannonlake: Add support for setting FSP-S PcieRpHotPlug from device...Jeremy Soller
2019-02-21src/soc/intel/cannonlake: Add PsysPmax settingGaggery Tsai
2019-02-07soc/intel/cannonlake: Add Whiskeylake SoC kconfigSubrata Banik
2019-01-28src/soc/intel/cnl/chip.h: Fix preprocessor conditionAngel Pons
2019-01-17soc/intel/cannonlake: Change in SaGv optionsRonak Kanabar
2019-01-16soc/intel/cannonlake: Add processor power limits control supportSumeet Pawnikar
2019-01-08soc/intel/cannonlake: Add FSP UPD for minimum assertion widthDuncan Laurie
2018-12-19soc/intel/cannonlake: SATA and DMI power optimizeLijian Zhao
2018-12-19soc/intel/cannonlake: Auto turn on HDA controllerLijian Zhao
2018-12-19soc/intel/cannonlake: Declare SATA Mode clearLijian Zhao
2018-12-19soc/intel/cannonlake: Add Acoustic featuresLijian Zhao
2018-11-17soc/intel/cannonlake: Add options for pcie ltrLijian Zhao
2018-11-15soc/intel/cannonlake: Make static IRQ mapping for PIC modeSubrata Banik
2018-11-13soc/intel/cannonlake: Remove SmbusEnableDuncan Laurie
2018-11-07mb/{intel/google}: Move CNVi ASL entry from static DSDT to dynamic SSDT gener...Subrata Banik
2018-10-17soc/intel/cannonlake: Add CNP PCH-H gpio pin definitionspraveen hodagatta pranesh
2018-09-28soc/intel/cannonlake: Update UPD from device switchLijian Zhao
2018-08-09src/soc: Fix typoElyes HAOUAS
2018-06-22soc/intel/common/block/cpu: Add option to skip coreboot AP initSubrata Banik
2018-06-06soc/intel/common/block: Add common chip config blockSubrata Banik
2018-06-05soc/intel/cannonlake: Add option to skip coreboot MP initSubrata Banik
2018-04-05soc/intel/cannonlake: Add VT-d and VMX programmingLijian Zhao
2018-03-28soc/intel/cannonlake: Limit xDCI feature when VBOOT is enabledDuncan Laurie
2018-03-14soc/intel/cannonlake: Add SaGv value definitionLijian Zhao
2018-02-22soc/intel/cannonlake: Add more HDA Audio Link settingsLijian Zhao
2018-02-11soc/intel/cannonlake: Add Pch iSCLK programmingLijian Zhao
2018-02-08soc/intel/cannonlake: Add support for EMMC DLL updateLijian Zhao
2018-01-23mainboard/intel/cannonlake_rvp: Add support for SND_MAX98357_DA7219Lijian Zhao
2018-01-05soc/intel/cannonlake: Correct PMC/GPIO routing informationLijian Zhao
2017-12-22ic2/designware: Move Intel i2c logic to shared driverChris Ching
2017-12-05soc/intel/cannonlake: Fix DSX_CFG macro name for AC_PRESENTFurquan Shaikh
2017-11-04soc/intel/cannonlake: Install common i2cLijian Zhao
2017-11-01soc/intel/cannonlake: Use SCS common codeBora Guvendik
2017-10-18soc/intel/cannonlake: Set platform Debug Probe TypeLijian Zhao
2017-10-18soc/intel/cannonlake: Update PCIE CLKREQ programingLijian Zhao
2017-10-03soc/intel/cannonlake: Add lpc pci driverLijian Zhao
2017-09-20soc/intel/cannonlake: Add PMC pci driversLijian Zhao
2017-09-13soc/intel/cannonlake: Add serialio device configLijian Zhao
2017-09-13soc/intel/cannonlake: Add common ACPI support for CNLLijian Zhao
2017-08-30soc/intel/cannonlake: Add PrmrrSize and C6DRAM configSubrata Banik
2017-08-25soc/intel/cannonlake: Init UPD params based on configPratik Prajapati
2017-08-22soc/intel/cannonlake: Define soc_intel_cannonlake_configPratik Prajapati
2017-08-21soc/intel/cannonlake: Enable common PMC code for CNLLijian Zhao
2017-08-17soc/intel/cannonlake: Add SPI flash controller driverLijian Zhao
2017-08-15soc/intel/cannonlake: Call into FSP siliconinitLijian Zhao
2017-07-21Revert "soc/intel/cannonlake: Call into FSP siliconinit"Martin Roth
2017-07-21soc/intel/cannonlake: Call into FSP siliconinitLijian Zhao