summaryrefslogtreecommitdiff
path: root/src/soc/amd/stoneyridge/chip.c
AgeCommit message (Expand)Author
2018-02-12amd/stoneyridge: Add S3 support to POSTMarshall Dawson
2018-01-25soc/amd/stoneyridge: Add I2C devicetree support.Justin TerAvest
2018-01-25src/amd/stoneyridge: Add devicetree ACPI namesJustin TerAvest
2017-12-22soc/amd/stoneyridge/chip.c: Move setup_bsp_ramtop to soc_init()Richard Spiegel
2017-12-15soc/amd/common: Update agesawrapper_call.hRichard Spiegel
2017-12-12soc/amd/common: Move Agesa related headersRichard Spiegel
2017-11-14soc/amd/stoneyridge: Load SMU fimware using PSPMarshall Dawson
2017-11-04soc/amd/stoneyridge: remove superfluous NULL field initializationAaron Durbin
2017-09-27amd/stoneyridge: Move AmdInitEnv to ramstageMarshall Dawson
2017-09-27amd/stoneyridge: Convert MP init to mp_init_with_smmMarshall Dawson
2017-08-14stoneyridge: Fix CPU ASL \_PR tableMarc Jones
2017-08-14stoneyridge: Rename hudson to southbridgeMarc Jones
2017-06-27soc/amd/stoneyridge: Fix most checkpatch errorsMarshall Dawson
2017-06-26soc/amd/stoneyridge: Add northbridge supportMarc Jones
2017-06-26soc: Add AMD Stoney Ridge southbridge codeMarc Jones
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-10 00:27:21 +0000