summaryrefslogtreecommitdiff
path: root/src/northbridge
AgeCommit message (Expand)Author
2021-02-12nb/intel/common/fixed_bars.h: Add casts to `uintptr_t`Angel Pons
2021-02-12nb/intel/haswell: Use common {DMI,EP,MCH}BAR accessorsAngel Pons
2021-02-11sb/intel/ibexpeak: Drop Global NVS supportAngel Pons
2021-02-11src: Remove unused <cpu/intel/model_206ax/model_206ax.h>Elyes HAOUAS
2021-02-11src: Remove unused <arch/cpu.h>Elyes HAOUAS
2021-02-11nb/intel/{haswell,sandybridge}/*/mchbar.h: Fix typo in commentElyes HAOUAS
2021-02-10nb/intel/i945: Use common {DMI,EP,MCH}BAR accessorsAngel Pons
2021-02-10nb/intel/x4x: Use common {DMI,EP,MCH}BAR accessorsAngel Pons
2021-02-10nb/intel/pineview: Use common {DMI,EP,MCH}BAR accessorsAngel Pons
2021-02-10nb/intel/ironlake: Use common {DMI,EP,MCH}BAR accessorsAngel Pons
2021-02-10nb/intel/sandybridge: Use common {DMI,EP,MCH}BAR accessorsAngel Pons
2021-02-10nb/intel/x4x: Correct DDR3 turnaround tableAngel Pons
2021-02-07nb/intel/x4x: Constify write leveling arraysAngel Pons
2021-02-07nb/intel/x4x: Update write leveling commentAngel Pons
2021-02-07nb/intel/pineview: Rewrite hex values in lowercaseAngel Pons
2021-02-07nb/intel/pineview: Delete rude and useless commentAngel Pons
2021-02-07nb/intel/pineview: Clean up FIXMEs in raminitNico Huber
2021-02-07nb/intel/x4x: Constify DDR2 ODT tableAngel Pons
2021-02-07nb/intel/x4x: Clean up RCOMP cosmeticsAngel Pons
2021-02-07nb/intel/x4x: Drop unused first array indexAngel Pons
2021-02-07nb/intel/x4x: Unroll programming RCOMP data groupAngel Pons
2021-02-07nb/intel/x4x: Report if running in async modeAngel Pons
2021-02-07nb/intel/x4x: Factor out setting Tx DLL tap and PIAngel Pons
2021-02-07nb/intel/x4x: Correct ctrlset{2,3} register maskAngel Pons
2021-02-07nb/intel/x4x: Clean up cosmetics of raminit tablesAngel Pons
2021-02-07nb/intel/x4x: Drop commented-out statementAngel Pons
2021-02-07nb/intel/gm45: Factor out {DMI,EP,MCH}BAR accessorsAngel Pons
2021-02-07nb/intel/ironlake: Avoid pointer arithmeticsAngel Pons
2021-02-07nb/intel/pineview: Guard {MCH,DMI,EP}BAR macrosAngel Pons
2021-02-06intel: Define `RCBA_LENGTH` in Kconfig and use itAngel Pons
2021-02-06soc/intel/broadwell: Conditionally skip PRE_GRAPHICS_DELAYKyösti Mälkki
2021-02-05intel: Turn `DEFAULT_RCBA` into a Kconfig symbolAngel Pons
2021-02-04nb/intel/x/bootblock.c Revert `include <arch/pci_io_cfg.h>`Angel Pons
2021-02-04src: Remove useless comments in "includes" linesElyes HAOUAS
2021-02-02treewide [Kconfig]: Remove useless commentElyes HAOUAS
2021-02-01nb/intel/ironlake/bootblock.c: include <arch/pci_io_cfg.h>Elyes HAOUAS
2021-02-01nb/intel/i945/bootblock.c: include <arch/pci_io_cfg.h>Elyes HAOUAS
2021-02-01nb/intel/x4x/bootblock.c: include <arch/pci_io_cfg.h>Elyes HAOUAS
2021-02-01nb/intel/gm45/bootblock.c: include <arch/pci_io_cfg.h>Elyes HAOUAS
2021-02-01nb/intel/haswell/bootblock.c: include <arch/pci_io_cfg.h>Elyes HAOUAS
2021-02-01nb/intel/sandybridge/bootblock.c: include <arch/pci_io_cfg.h>Elyes HAOUAS
2021-02-01nb/intel/i945: Drop casts from DEFAULT_{MCH,DMI}BARAngel Pons
2021-02-01nb/intel/haswell: Calculate TSEG limit from registersAngel Pons
2021-02-01nb/intel/haswell: Create RMRR for iGPUAngel Pons
2021-01-30nb/intel/i945: Define and use MMCONF_BUS_NUMBERAngel Pons
2021-01-30nb/intel/gm45: Define and use MMCONF_BUS_NUMBERAngel Pons
2021-01-30nb/intel/x4x: Define and use MMCONF_BUS_NUMBERAngel Pons
2021-01-30nb/intel/pineview: Define and use MMCONF_BUS_NUMBERAngel Pons
2021-01-30nb/intel/ironlake: Use MMCONF_BUS_NUMBER everywhereAngel Pons
2021-01-30nb/intel/sandybridge: Define and use MMCONF_BUS_NUMBERAngel Pons
2021-01-30nb/intel/haswell: Define and use MMCONF_BUS_NUMBERAngel Pons
2021-01-30nb/intel/ironlake: Use RCBA macrosAngel Pons
2021-01-29device/Kconfig: Declare MMCONF symbols' type onceAngel Pons
2021-01-27nb/intel/haswell/haswell.h: Do not include `pch.h`Angel Pons
2021-01-27sb,soc/amd: Rename PMOD to PICM in ASLKyösti Mälkki
2021-01-25nb/intel/ironlake: Drop constant parameterAngel Pons
2021-01-25nb/intel/sandybridge: Only run DMI recipe on Ivy BridgeAngel Pons
2021-01-25nb/intel/sandybridge: Correct late DMI init sequenceAngel Pons
2021-01-24cpu/intel/haswell: Set C9/C10 vccminAngel Pons
2021-01-21cpu/intel/socket_LGA775: Increase DCACHE_RAM_SIZEElyes HAOUAS
2021-01-19nb/intel/pineview/northbridge.c: Fix overlapping resourcesArthur Heymans
2021-01-19nb/intel/pineview/northbridge.c: Improve readabilityArthur Heymans
2021-01-19nb/intel/i945/northbridge.c: Reserve upper part of lower memoryArthur Heymans
2021-01-19nb/intel/i945/northbridge.c: Improve readabilityArthur Heymans
2021-01-19nb/intel/ironlake/northbridge.c: Fix overlapping resourcesArthur Heymans
2021-01-19nb/intel/ironlake/northbridge.c: Improve readabilityArthur Heymans
2021-01-19nb/intel/ironlake/ironlake.asl: Remove sandy bridge copy pastaArthur Heymans
2021-01-19nb/intel/ironlake: Remove chromeos copy pastaArthur Heymans
2021-01-19nb/intel/ironlake: Print MCH dev/revision IDs and CAPIDAngel Pons
2021-01-18nb/intel/gm45: Reserve MMIO and firmware memory below 1MiBNico Huber
2021-01-18Revert "nb/intel/gm45/gm45.h: Remove duplicated include"Patrick Georgi
2021-01-18northbridge/intel/x4x/dq_dqs.c: Remove repeated wordElyes HAOUAS
2021-01-18northbridge/intel/gm45/bootblock.c: Remove repeated wordElyes HAOUAS
2021-01-18northbridge/intel/x4x/raminit_ddr23.c: Remove repeated wordElyes HAOUAS
2021-01-18northbridge/intel/sandybridge/bootblock.c: Remove repeated wordElyes HAOUAS
2021-01-18nb/intel/gm45/gm45.h: Remove duplicated includeElyes HAOUAS
2021-01-18lib/ramtest: Fix ram_check() declarationsKyösti Mälkki
2021-01-15nb/intel/sandybridge: Clarify command timing calculationAngel Pons
2021-01-15nb/intel/sandybridge: Fix handling of clock timingAngel Pons
2021-01-15nb/intel/sandybridge: Remove wrong and nonsense conditionAngel Pons
2021-01-15nb/intel/x4x: Clean up raminit commentsAngel Pons
2021-01-15nb/intel/x4x: Reset DQS probe on all channelsAngel Pons
2021-01-15nb/intel/pineview: Extract HPET setup and delay functionAngel Pons
2021-01-10nb/intel/gm45: Guard macro parametersAngel Pons
2021-01-10nb/intel/gm45: Guard `CxDRBy_BOUND_SHIFT` macro parametersAngel Pons
2021-01-10cpu/intel/haswell/haswell.h: Align with BroadwellAngel Pons
2021-01-06nb/intel/sandybridge: Use consistent comment styleAngel Pons
2021-01-06nb/intel/sandybridge: Define and use `QCLK_PI` constantAngel Pons
2021-01-05nb/intel/haswell/memmap.h: Clean upAngel Pons
2021-01-04nb/intel/sandybridge: Replace memset with initializerAngel Pons
2021-01-01nb/intel/hsw,soc/intel/{bdw,skl,apl},mb/*: unify dt panel settingsMichael Niewöhner
2021-01-01soc/intel/bdw,nb/intel/hsw: convert panel delays to ms representationMichael Niewöhner
2020-12-30drivers/intel/gma: Include gfx.asl by default for all platforms...Matt DeVillier
2020-12-29soc/intel/bdw,nb/intel/hsw: correct mask for panel power cycle delayMichael Niewöhner
2020-12-28kconfig: remove non-existent sourceJack Rosenthal
2020-12-25cpu/intel/model_206ax: Add more CPU steppingsAngel Pons
2020-12-25nb/intel/sandybridge: Move steppings to CPU headerAngel Pons
2020-12-25nb/intel/sandybridge: Rewrite constant valuesAngel Pons
2020-12-25nb/intel/sandybridge: Allow to ignore XMP voltageAngel Pons
2020-12-23nb/intel/sandybridge: Refactor ODT stretch table codeAngel Pons
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-03 06:05:28 +0000