summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge/chipset.cb
AgeCommit message (Expand)Author
2023-12-06sb/intel/bd82x6x: assign EHCI controller ops in chipset devicetreeFelix Held
2023-12-06sb/intel/bd82x6x: assign PCH XHCI controller ops in chipset devicetreeFelix Held
2023-12-06sb/intel/bd82x6x: assign PCH PCI bridge ops in chipset devicetreeFelix Held
2023-12-06sb/intel/bd82x6x: assign PCH SMBus controller ops in chipset devicetreeFelix Held
2023-12-05sb/intel/bd82x6x: assign PCH LPC bridge ops in chipset devicetreeFelix Held
2023-11-18sb/intel/bd82x6x: assign PCH HDA controller ops in chipset devicetreeFelix Held
2023-11-18sb/intel/bd82x6x: assign PCIe root port ops in chipset devicetreeFelix Held
2023-11-18nb/intel/sandybridge: assign gma ops in chipset devicetreeFelix Held
2023-11-18nb/intel/sandybridge: assign host bridge ops in chipset devicetreeFelix Held
2023-02-04mb/*: Replace SNB PCI devices with references from chipset.cbArthur Heymans
2022-12-01cpu/intel/model_206ax: Remove fake lapic deviceArthur Heymans
2022-12-01cpu/intel/sandybridge: Use enum for ACPI C statesArthur Heymans
2022-11-30nb/intel/sandybridge: Hook up CPU bus and PCI domain ops to devicetreeArthur Heymans
2022-11-30nb/intel/sandybridge: Add a chipset devicetreeArthur Heymans