index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
sandybridge
/
chipset.cb
Age
Commit message (
Expand
)
Author
2023-12-06
sb/intel/bd82x6x: assign EHCI controller ops in chipset devicetree
Felix Held
2023-12-06
sb/intel/bd82x6x: assign PCH XHCI controller ops in chipset devicetree
Felix Held
2023-12-06
sb/intel/bd82x6x: assign PCH PCI bridge ops in chipset devicetree
Felix Held
2023-12-06
sb/intel/bd82x6x: assign PCH SMBus controller ops in chipset devicetree
Felix Held
2023-12-05
sb/intel/bd82x6x: assign PCH LPC bridge ops in chipset devicetree
Felix Held
2023-11-18
sb/intel/bd82x6x: assign PCH HDA controller ops in chipset devicetree
Felix Held
2023-11-18
sb/intel/bd82x6x: assign PCIe root port ops in chipset devicetree
Felix Held
2023-11-18
nb/intel/sandybridge: assign gma ops in chipset devicetree
Felix Held
2023-11-18
nb/intel/sandybridge: assign host bridge ops in chipset devicetree
Felix Held
2023-02-04
mb/*: Replace SNB PCI devices with references from chipset.cb
Arthur Heymans
2022-12-01
cpu/intel/model_206ax: Remove fake lapic device
Arthur Heymans
2022-12-01
cpu/intel/sandybridge: Use enum for ACPI C states
Arthur Heymans
2022-11-30
nb/intel/sandybridge: Hook up CPU bus and PCI domain ops to devicetree
Arthur Heymans
2022-11-30
nb/intel/sandybridge: Add a chipset devicetree
Arthur Heymans