index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
ironlake
/
ironlake.h
Age
Commit message (
Expand
)
Author
2020-08-03
nb/intel/ironlake: Add QPI Physical Layer registers
Angel Pons
2020-08-03
nb/intel/ironlake: Add QPI Physical Layer device definition
Angel Pons
2020-08-03
nb/intel/ironlake: Add QPI Link register definitions
Angel Pons
2020-08-03
nb/intel/ironlake: Add definition for QPI Link PCI device
Angel Pons
2020-08-03
nb/intel/ironlake: Add SAD DRAM register definitions
Angel Pons
2020-08-03
nb/intel/ironlake: Correct PCIEXBAR definition
Angel Pons
2020-08-03
nb/intel/ironlake: Add definition for SAD PCI device
Angel Pons
2020-08-03
nb/intel/ironlake: Put host bridge registers into its own file
Angel Pons
2020-07-01
nb/intel/ironlake/ironlake.h: Clean up
Angel Pons
2020-07-01
nb/intel/ironlake: Remove unused structs
Angel Pons
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-04-05
src/northbridge: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-17
src (minus soc and mainboard): Remove copyright notices
Patrick Georgi
2020-03-15
nb/intel/nehalem: Rename to ironlake
Angel Pons