index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
haswell
/
romstage.c
Age
Commit message (
Expand
)
Author
2020-07-20
sb/intel: Define CONFIG_FIXED_SMBUS_IO_BASE
Angel Pons
2020-07-12
nb/intel/haswell/romstage.c: Align pei_data initializers
Angel Pons
2020-07-12
haswell: Move some MRC settings to devicetree
Angel Pons
2020-07-12
haswell: Automatically check if Intel GbE is to be enabled
Angel Pons
2020-07-12
haswell: Add function to retrieve SPD addresses
Angel Pons
2020-07-12
haswell: Automatically determine system type
Angel Pons
2020-07-12
haswell: Introduce ENABLE_DDR_2X_REFRESH Kconfig option
Angel Pons
2020-07-12
haswell: Factor out `max_ddr3_freq`
Angel Pons
2020-07-12
haswell: Compute disabled channel masks at runtime
Angel Pons
2020-07-12
mb/asrock/b85m_pro4: Factor out common MRC settings
Angel Pons
2020-07-12
haswell: Relocate `mainboard_romstage_entry` to northbridge
Angel Pons
2020-07-12
haswell: Drop `struct romstage_params` type
Angel Pons
2020-07-12
haswell: Make `copy_spd` a weak function
Angel Pons
2020-07-11
nb/intel/haswell: Add `mb_late_romstage_setup` function
Angel Pons
2020-07-09
haswell: Drop GPIO indirection layers
Angel Pons
2020-07-09
haswell: Turn RCBA configuration into a function
Angel Pons
2020-07-08
haswell: relocate `romstage_common` to northbridge
Angel Pons