index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
pcengines
/
apu2
/
variants
/
apu3
/
devicetree.cb
Age
Commit message (
Expand
)
Author
2023-11-17
nb/amd/pi/00730F01: restructure chip ops
Felix Held
2023-11-17
nb/amd/pi/00730F01: introduce and use chipset devicetree
Felix Held
2023-01-30
mb/*: Remove lapic from devicetree
Arthur Heymans
2020-05-18
src: Remove leading blank lines from SPDX header
Elyes HAOUAS
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-09
src/: Replace GPL boilerplate with SPDX headers
Patrick Georgi
2020-03-25
superio/nuvoton/nct5104d: add chip config option to reset GPIOs
Michał Żygowski
2020-03-25
mb/pcengines/*/devicetree: remove non-existing NCT5104d LDN 0xe
Michał Żygowski
2020-03-18
mainboard/[g-p]*: Remove copyright notices
Patrick Georgi
2020-01-20
mb/pcengines/*: enable simple IO-based GPIO control
Piotr Kleinschmidt
2020-01-15
mb/pcengines: Enable SuperIO LDN 0xf for GPIO soft reset
Piotr Kleinschmidt
2019-02-12
binaryPI: Drop nested northbridge in devicetree
Kyösti Mälkki
2018-09-15
pcengines/apu2: enable IOMMU for all apu2 variants
Piotr Król
2018-04-29
pcengines/apu2: remove TPM from devicetree for apu3
Piotr Król
2017-10-20
mainboard/pcengines/apu2: add apu3 and apu5 variants
Kamil Wcislo