aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/intel/emeraldlake2/romstage.c
AgeCommit message (Expand)Author
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-09-24coreboot: move TS_END_ROMSTAGE to one spotAaron Durbin
2015-05-27Move TPM code out of chromeosVladimir Serbinenko
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-02-15x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert
2015-01-06mainboard/*/romstage.c: Sanitize system header inclusionsEdward O'Callaghan
2015-01-04mainboard: Sanitize some superio include paths to be non-localEdward O'Callaghan
2014-11-30Replace hlt() loops with halt()Patrick Georgi
2014-11-23sandy/ivy/nehalem: Remerge interrupt handlingVladimir Serbinenko
2014-10-16bd82x6x: Move common bd82x6x S3 detect to bd82x6x code.Vladimir Serbinenko
2014-10-16sandybridge: Move common northbridge finalize to northbridge code.Vladimir Serbinenko
2014-08-15intel/cpu: rename car.h to romstage.hAaron Durbin
2014-08-14Intel: Add common header file for CAR setupEdward O'Callaghan
2014-06-20sandy/ivy boards: Use acpi_s3_resume_allowed()Kyösti Mälkki
2014-05-23mainboard/intel/emeraldlake2 Fix usage of GNU field designator extEdward O'Callaghan
2014-01-22CBMEM: Replace cbmem_initialize() with cbmem_recovery()Kyösti Mälkki
2014-01-15Intel (sandy/ivy): Avoid calling cbmem_initialize() twiceKyösti Mälkki
2013-11-10sio1007: Properly build '.c' filesMarc Jones
2013-11-10emeraldlake2: Clean up COM port enableMarc Jones
2013-09-21CBMEM: Always select CAR_MIGRATIONKyösti Mälkki
2013-09-21timestamps: Stash early timestamps in CAR_GLOBALKyösti Mälkki
2013-09-21timestamps intel: Move timestamp scratchpad to chipsetKyösti Mälkki
2013-03-22x86: Unify arch/io.h and arch/romcc_io.hStefan Reinauer
2013-02-28CBMEM: always initialize early if the board supports itStefan Reinauer
2012-10-08hpet: common ACPI generationPatrick Georgi
2012-07-24Drop (empty) sandybridge_late_initialization()Stefan Reinauer
2012-07-24Remove CMOS Extended range enable from romstageDuncan Laurie
2012-05-03Don't pre-enable SATA AHCI in romstage.cStefan Reinauer
2012-05-01Clean up Emerald Lake 2 mainboard directoryGabe Black
2012-05-01Fix Sandybridge/Ivybridge mainboards according to code reviewStefan Reinauer
2012-04-30Add support for Intel Emerald Lake 2 CRBStefan Reinauer
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-05 04:07:44 +0000