index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
google
/
veyron_brain
Age
Commit message (
Expand
)
Author
2015-04-21
veyron: add new SDRAM configuration with ram-code 1101b
ZhengShunQian
2015-04-21
arm(64): Globally replace writel(v, a) with write32(a, v)
Julius Werner
2015-04-21
veyron_{brain,danger}: Specify vboot romstage and ramstage indices
David Hendricks
2015-04-21
veyron: The ODT function is disabled for LPDDR3
jinkun.hong
2015-04-21
veyron: Sync up SDRAM configurations
Julius Werner
2015-04-20
Kconfig: rename CONSOLE_SERIAL_UART to DRIVERS_UART
Patrick Georgi
2015-04-18
kconfig: automatically include mainboards
Stefan Reinauer
2015-04-17
veyron_{brain,danger,rialto}: Enable eventlogging
David Hendricks
2015-04-17
veyron_{brain,danger,rialto}: Use common watchdog reboot
David Hendricks
2015-04-17
rk3288: detect sdram size at runtime
huang lin
2015-04-17
veyron: move setup_chromeos_gpios() prototype to board.h
Julius Werner
2015-04-17
rk3288: Add a config variable hack to skip display init
David Hendricks
2015-04-15
google/veyron_*: Remove unused sdram-ddr-hynix-2GB.inc
huang lin
2015-04-15
brain: remove sdmmc_power_off() in romstage
David Hendricks
2015-04-15
veyron_*: Move PMIC_BUS to a Kconfig variable
David Hendricks
2015-04-15
Brain: Apply differences between Jerry and Brain
David Hendricks
2015-04-15
Brain: Initial mainboard import
David Hendricks