index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
cpu
/
intel
/
model_206ax
/
stage_cache.c
Age
Commit message (
Expand
)
Author
2018-04-10
cpu/intel/sandybridge: Put stage cache into TSEG
Arthur Heymans
