summaryrefslogtreecommitdiff
path: root/src/cpu/intel/model_2065x/model_2065x.h
AgeCommit message (Expand)Author
2022-02-24nb/intel/ironlake: Fix some quickpath init magicAngel Pons
2021-01-24cpu/intel/model_2065x: Drop configurable TDP copy-pastaAngel Pons
2020-10-24{cpu,soc}/intel: deduplicate cpu codeMichael Niewöhner
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-04-04src/cpu: Use SPDX for GPL-2.0-only filesAngel Pons
2020-03-15treewide: Replace uses of "Nehalem"Angel Pons
2020-03-15nb/intel/nehalem: Rename to ironlakeAngel Pons
2019-11-08arch/x86: Drop some __SMM__ guardsKyösti Mälkki
2019-09-10AUTHORS: Move src/cpu/intel copyrights into AUTHORS fileMartin Roth
2019-08-07intel/nehalem,sandybridge: Move stage_cache support functionKyösti Mälkki
2019-06-21cpu/intel/{haswell,model_206{5,a}x}: Use MSR_CORE_THREAD_COUNT for msr at 0x35Elyes HAOUAS
2019-05-27cpu/intel/model_2065x: Put stage cache in TSEGArthur Heymans
2019-05-27cpu/intel/model_2065x: Use parallel MP initArthur Heymans
2019-01-22cpu/intel/model_206ax: Use parallel MP initArthur Heymans
2018-10-11src: Move common IA-32 MSRs to <cpu/x86/msr.h>Elyes HAOUAS
2018-05-01Fix freeze during chipset lockdown on NehalemMatthias Gazzari
2018-04-11Revert "model_206ax: Use parallel MP init"Arthur Heymans
2018-04-11model_206ax: Use parallel MP initArthur Heymans
2017-03-16cpu/intel: Indent with tabsLee Leahy
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-05-28Migrate 2065x to SMM_MODULESVladimir Serbinenko
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-03-13cpu/intel/2065x: add define for MSR IA32_FERR_CAPABILITYAlexander Couzens
2015-02-18cpu/intel/model_2065x|nehalem: remove unsupported MSR_PP0/MSR_PP1Alexander Couzens
2013-11-23Rename SANDYBRIDGE_BCLK to NEHALEM_BCLK in 2065x.Vladimir Serbinenko
2013-06-13Add support for Intel Nehalem CPUVladimir Serbinenko
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-15 02:57:48 +0000