index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
riscv
Age
Commit message (
Expand
)
Author
2018-09-10
riscv: update mtime initialization
Xiang Wang
2018-09-05
riscv: add entry assembly file for RAMSTAGE
Xiang Wang
2018-09-05
riscv: add support to check machine length at runtime
Xiang Wang
2018-09-04
riscv: add spin lock support
Xiang Wang
2018-09-04
riscv: Add DEFINE_MPRV_READ_MXR to read execution-only page
Xiang Wang
2018-09-02
riscv: separately define stack locations at different stages
Xiang Wang
2018-08-30
riscv: update the definition of intptr_t/uintptr_t
Xiang Wang
2018-08-07
arch: Retire cache_sync_instructions() from <arch/cache.h> (except arm)
Julius Werner
2018-08-01
riscv: remove redundancy in Makefile
Xiang Wang
2018-07-31
riscv: fix issues (timestrap & PRIu64)
Xiang Wang
2018-07-30
riscv: delete src/arch/riscv/prologue.inc
Xiang Wang
2018-07-18
arch/riscv: Fix makefile to only set flags for riscv
Martin Roth
2018-07-18
riscv: add CAR interface
Xiang Wang
2018-07-17
riscv: add support for modifying compiler options
Xiang Wang
2018-07-12
riscv: add include/arch/smp/ directory
Xiang Wang
2018-07-11
riscv: add support to check ISA extension
Xiang Wang
2018-07-06
riscv: use __riscv_atomic to check support A extension
Xiang Wang
2018-04-27
RISC-V boards: Remove PAGETABLES section from memlayout.ld
Jonathan Neuschäfer
2018-04-26
arch/riscv: Store mprv bit in size_t
Jonathan Neuschäfer
2018-04-11
arch/riscv: Remove I/O space access functions (outb, etc.)
Jonathan Neuschäfer
2018-02-20
arch/riscv: Delegate the page fault exceptions
Jonathan Neuschäfer
2018-02-20
arch/riscv: Update encoding.h and adjust related code
Jonathan Neuschäfer
2018-02-20
arch/riscv: Pass the bootrom-provided FDT to the payload
Jonathan Neuschäfer
2018-02-20
arch/riscv: Don't set up virtual memory
Jonathan Neuschäfer
2018-02-20
arch/riscv: Make RVC support configurable
Jonathan Neuschäfer
2018-02-20
arch/riscv: Align trap_entry to 4 bytes, as required by spec
Jonathan Neuschäfer
2017-12-02
arch/riscv: Remove supervisor_trap_entry
Jonathan Neuschäfer
2017-12-02
riscv: Remove config string support
Jonathan Neuschäfer
2017-12-02
arch/riscv: Remove the current SBI implementation
Jonathan Neuschäfer
2017-12-02
arch/riscv: Return from trap_handler instead of jumping out
Jonathan Neuschäfer
2017-12-02
arch/riscv: Unify trap return
Jonathan Neuschäfer
2017-11-23
Constify struct cpu_device_id instances
Jonathan Neuschäfer
2017-11-07
arch/riscv: Use a separate trap stack
Jonathan Neuschäfer
2017-11-07
arch/riscv: gettimer: Don't use the config string
Jonathan Neuschäfer
2017-11-07
arch/riscv: Drop mret workaround
Jonathan Neuschäfer
2017-11-07
arch/riscv: mprv_read_*: Mark result as earlyclobber
Jonathan Neuschäfer
2017-11-07
arch/riscv: Fix return type of mprv_read_u64
Jonathan Neuschäfer
2017-09-27
arch/riscv: hls_init: Initialize time{,cmp} with dummy pointers
Jonathan Neuschäfer
2017-09-27
arch/riscv: Document mprv_{read,write}_* functions
Jonathan Neuschäfer
2017-09-27
arch/riscv: trap handler: Print load/store access width in bits
Jonathan Neuschäfer
2017-09-26
riscv: Update register address
wxjstz
2017-07-25
src/arch: Fix checkpatch warning: no spaces at the start of a line
Martin Roth
2017-07-07
arch/*: Update Kconfig symbol usage
Martin Roth
2017-06-07
src: change coreboot to lowercase
Martin Roth
2017-05-30
arch: Unify basic cache clearing API
Julius Werner
2017-02-20
riscv: Suppress invalid coverity errors
Martin Roth
2017-01-16
riscv: Move mcall numbers to mcall.h, adjust their names
Jonathan Neuschäfer
2017-01-16
riscv: get SBI calls to work
Ronald G. Minnich
2016-12-20
riscv: enable counters via m[us]counteren
Ronald G. Minnich
2016-12-18
riscv: Add support for timer interrupts
Ronald G. Minnich
2016-12-06
riscv: Stub out sbi_(un)mask_interrupt
Jonathan Neuschäfer
2016-12-06
arch/riscv/mcall.c: Return the correct memory base and size
Jonathan Neuschäfer
2016-11-20
riscv: map first 4GiB of physical address space
Ronald G. Minnich
2016-11-14
riscv: add a variable to control trap management
Ronald G. Minnich
2016-11-13
riscv: change payload() to pass the config string pointer as arg0
Ronald G. Minnich
2016-11-12
riscv: start to use the configstring functions
Ronald G. Minnich
2016-11-07
riscv: Unify SBI call implementations under arch/riscv/
Jonathan Neuschäfer
2016-11-02
riscv: Add a bandaid for the new toolchain
Ronald G. Minnich
2016-10-24
RISCV: Clean up the common architectural code
Ronald G. Minnich
2016-10-18
arch/riscv: In trap handler, don't print SP twice
Jonathan Neuschäfer
2016-10-15
arch/riscv: Visually align trap frame information
Jonathan Neuschäfer
2016-10-15
riscv: Use the generic src/lib/bootblock.c
Jonathan Neuschäfer
2016-10-15
arch/riscv: Remove unused bootblock_simple.c
Jonathan Neuschäfer
2016-10-15
riscv: Clean up {qemu,spike}_util
Jonathan Neuschäfer
2016-10-15
riscv and power8: Convert printk/while(1) to die
Jonathan Neuschäfer
2016-10-07
RISCV: update the encoding.h file.
Ronald G. Minnich
2016-09-12
src/arch: Improve code formatting
Elyes HAOUAS
2016-08-29
arch/riscv: Add missing "break;"
Jonathan Neuschäfer
2016-08-23
arch/riscv: Add functions to read/write memory on behalf of supervisor/user mode
Jonathan Neuschäfer
2016-08-23
arch/riscv: Map the kernel space into RAM (2GiB+)
Jonathan Neuschäfer
2016-08-23
arch/riscv: Implement the SBI again
Jonathan Neuschäfer
2016-08-23
arch/riscv: Enable U-mode/S-mode counters (stime, etc.)
Jonathan Neuschäfer
2016-08-23
arch/riscv: Fix unaligned memory access emulation
Jonathan Neuschäfer
2016-08-23
arch/riscv: Delegate exceptions to supervisor mode if appropriate
Jonathan Neuschäfer
2016-08-23
arch/riscv: Print the page table structure after construction
Jonathan Neuschäfer
2016-08-15
arch/riscv: Improve and refactor trap handling diagnostics
Jonathan Neuschäfer
2016-08-15
arch/riscv: Set the stack pointer upon trap entry
Jonathan Neuschäfer
2016-08-11
arch/riscv: Fix the page table setup code
Jonathan Neuschäfer
2016-08-11
arch/riscv: Update encoding.h and dependent files
Jonathan Neuschäfer
2016-08-04
src/arch/riscv/id.S: Don't hardcode the strings
Jonathan Neuschäfer
2016-08-02
arch/riscv: Add include/arch/barrier.h
Jonathan Neuschäfer
2016-07-28
arch/riscv: Refactor bootblock.S
Jonathan Neuschäfer
2016-07-28
arch/riscv: Only initialize virtual memory if it's available
Jonathan Neuschäfer
2016-07-28
arch/riscv: Remove spinlock code from atomic.h
Jonathan Neuschäfer
2016-07-19
arch/riscv: Enable unaligned load handling
Jonathan Neuschäfer
2016-07-18
arch/riscv: Remove enter_supervisor
Jonathan Neuschäfer
2016-07-18
arch/riscv: Change all eret instructions to .word 0x30200073 (mret)
Jonathan Neuschäfer
2016-07-14
spike-riscv: Look for the CBFS in RAM
Jonathan Neuschäfer
2016-07-14
arch/riscv: Unconditionally start payloads in machine mode
Jonathan Neuschäfer
2016-06-28
riscv/bootblock.S: Register machine-mode, not supervisor-mode trap handler
Jonathan Neuschäfer
2016-06-28
arch/riscv: Show fault PC and load address on load access faults
Jonathan Neuschäfer
2016-06-28
arch/riscv: Move _start to the beginning of the bootblock
Jonathan Neuschäfer
2016-06-24
region: Add writeat and eraseat support
Antonello Dettori
2016-06-21
riscv-spike: Move coreboot to 0x80000000 (2GiB)
Jonathan Neuschäfer
2016-06-12
arch/riscv: Compile with -mcmodel=medany
Jonathan Neuschäfer
2016-06-12
arch/riscv: Add misc.c to bootblock/romstage to get udelay()
Jonathan Neuschäfer
2016-06-12
arch/riscv: copy read/write8/16/32 from x86
Jonathan Neuschäfer
2016-06-12
arch/riscv/trap_util.S: Use "li" pseudo-instruction to load a constant
Jonathan Neuschäfer
2016-05-03
build system: remove CBFSTOOL_PRE1_OPTS
Patrick Georgi
2016-05-02
lib/coreboot_table: use the architecture dependent table size
Aaron Durbin
[next]