aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/fsp_rangeley/romstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/intel/fsp_rangeley/romstage.c')
-rw-r--r--src/southbridge/intel/fsp_rangeley/romstage.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/southbridge/intel/fsp_rangeley/romstage.c b/src/southbridge/intel/fsp_rangeley/romstage.c
index 2f598d88d5..270e7ce3db 100644
--- a/src/southbridge/intel/fsp_rangeley/romstage.c
+++ b/src/southbridge/intel/fsp_rangeley/romstage.c
@@ -31,7 +31,6 @@
#include "southbridge/intel/fsp_rangeley/soc.h"
#include "southbridge/intel/fsp_rangeley/gpio.h"
#include "southbridge/intel/fsp_rangeley/romstage.h"
-#include <arch/cpu.h>
#include <cpu/x86/msr.h>
#include "gpio.h"