summaryrefslogtreecommitdiff
path: root/src/soc/intel/common/block/include/intelblocks
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/common/block/include/intelblocks')
-rw-r--r--src/soc/intel/common/block/include/intelblocks/cnvi.h34
1 files changed, 34 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/include/intelblocks/cnvi.h b/src/soc/intel/common/block/include/intelblocks/cnvi.h
new file mode 100644
index 0000000000..fa96fdd37d
--- /dev/null
+++ b/src/soc/intel/common/block/include/intelblocks/cnvi.h
@@ -0,0 +1,34 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+
+#ifndef _SOC_INTEL_COMMON_CNVI_H_
+#define _SOC_INTEL_COMMON_CNVI_H_
+
+/* CNVi WiFi Register */
+#define CNVI_DEV_CAP 0x44
+#define CNVI_DEV_CONTROL 0x48
+#define CNVI_POWER_STATUS 0xcc
+
+/* CNVi PLDR Results */
+#define CNVI_PLDR_COMPLETE 0x02
+#define CNVI_PLDR_NOT_COMPLETE 0x03
+#define CNVI_PLDR_TIMEOUT 0x04
+
+/* CNVi PLDR Control */
+#if CONFIG(SOC_INTEL_ALDERLAKE_PCH_S)
+#define CNVI_ABORT_PLDR 0x80
+#else
+#define CNVI_ABORT_PLDR 0x44
+#endif
+
+#define CNVI_ABORT_ENABLE BIT(0)
+#define CNVI_ABORT_REQUEST BIT(1)
+#define CNVI_READY BIT(2)
+
+/* CNVi Sideband Port ID */
+#if CONFIG(SOC_INTEL_METEORLAKE)
+#define CNVI_SIDEBAND_ID 0x29
+#else
+#define CNVI_SIDEBAND_ID 0x73
+#endif
+
+#endif // _SOC_INTEL_COMMON_CNVI_H_