summaryrefslogtreecommitdiff
path: root/src/mainboard/asus/p8x7x-series
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/asus/p8x7x-series')
-rw-r--r--src/mainboard/asus/p8x7x-series/variants/p8z77-m_pro/overridetree.cb16
1 files changed, 16 insertions, 0 deletions
diff --git a/src/mainboard/asus/p8x7x-series/variants/p8z77-m_pro/overridetree.cb b/src/mainboard/asus/p8x7x-series/variants/p8z77-m_pro/overridetree.cb
index da34af3b12..2cb94213e3 100644
--- a/src/mainboard/asus/p8x7x-series/variants/p8z77-m_pro/overridetree.cb
+++ b/src/mainboard/asus/p8x7x-series/variants/p8z77-m_pro/overridetree.cb
@@ -12,6 +12,22 @@ chip northbridge/intel/sandybridge
register "gen1_dec" = "0x000c0291"
register "gen4_dec" = "0x0000ff29"
register "pcie_port_coalesce" = "true"
+ register "usb_port_config" = "{
+ {1, 2, 0},
+ {1, 2, 0},
+ {1, 2, 1},
+ {1, 2, 1},
+ {1, 2, 2},
+ {1, 2, 2},
+ {1, 2, 3},
+ {1, 2, 3},
+ {1, 2, 4},
+ {1, 2, 4},
+ {1, 2, 6},
+ {1, 2, 5},
+ {0, 2, 5},
+ {0, 2, 6}
+ }"
device ref pcie_rp1 on end # PCIEX_16_3
device ref pcie_rp2 on end # RTL8111F