summaryrefslogtreecommitdiff
path: root/src/vendorcode/amd/opensil
diff options
context:
space:
mode:
authorIvy Jian <ivy.jian@quanta.corp-partner.google.com>2023-12-04 11:04:18 +0800
committerShelley Chen <shchen@google.com>2023-12-06 17:22:49 +0000
commit76e499319b0318ea685042f51d05ded696818973 (patch)
tree51279d4ff153934f8267c81e4473599439df788f /src/vendorcode/amd/opensil
parent903454e7b865b5b3d3a1615372d6eb5974ef4435 (diff)
mb/google/brox: Generate RAM IDs for two modules
Add the support LP5 RAM parts for brox: 1. HYNIX LPDDR5 6400 2GB H9JCNNNBK3MLYR-N6E 2. MICRON LPDDR5 6400 4GB MT62F1G32D4DR-031 WT:B DRAM Part Name ID to assign H9JCNNNBK3MLYR-N6E 0 (0000) MT62F1G32D4DR-031 WT:B 1 (0001) BUG=b:311450057 BRANCH=None TEST=Run part_id_gen tool without any errors Change-Id: Ib17f26a310435e37088191594863a645aa751440 Signed-off-by: Ivy Jian <ivy.jian@quanta.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/79392 Reviewed-by: Shelley Chen <shchen@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Diffstat (limited to 'src/vendorcode/amd/opensil')
0 files changed, 0 insertions, 0 deletions