summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorIvy Jian <ivy.jian@quanta.corp-partner.google.com>2023-12-04 11:04:18 +0800
committerShelley Chen <shchen@google.com>2023-12-06 17:22:49 +0000
commit76e499319b0318ea685042f51d05ded696818973 (patch)
tree51279d4ff153934f8267c81e4473599439df788f /src
parent903454e7b865b5b3d3a1615372d6eb5974ef4435 (diff)
mb/google/brox: Generate RAM IDs for two modules
Add the support LP5 RAM parts for brox: 1. HYNIX LPDDR5 6400 2GB H9JCNNNBK3MLYR-N6E 2. MICRON LPDDR5 6400 4GB MT62F1G32D4DR-031 WT:B DRAM Part Name ID to assign H9JCNNNBK3MLYR-N6E 0 (0000) MT62F1G32D4DR-031 WT:B 1 (0001) BUG=b:311450057 BRANCH=None TEST=Run part_id_gen tool without any errors Change-Id: Ib17f26a310435e37088191594863a645aa751440 Signed-off-by: Ivy Jian <ivy.jian@quanta.corp-partner.google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/79392 Reviewed-by: Shelley Chen <shchen@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/brox/variants/brox/memory/Makefile.inc3
-rw-r--r--src/mainboard/google/brox/variants/brox/memory/dram_id.generated.txt2
-rw-r--r--src/mainboard/google/brox/variants/brox/memory/mem_parts_used.txt2
3 files changed, 6 insertions, 1 deletions
diff --git a/src/mainboard/google/brox/variants/brox/memory/Makefile.inc b/src/mainboard/google/brox/variants/brox/memory/Makefile.inc
index 3b4cd12477..0cd67713ba 100644
--- a/src/mainboard/google/brox/variants/brox/memory/Makefile.inc
+++ b/src/mainboard/google/brox/variants/brox/memory/Makefile.inc
@@ -4,4 +4,5 @@
# ./util/spd_tools/bin/part_id_gen ADL lp5 src/mainboard/google/brox/variants/brox/memory src/mainboard/google/brox/variants/brox/memory/mem_parts_used.txt
SPD_SOURCES =
-SPD_SOURCES += spd/lp5/set-0/spd-1.hex # ID = 0(0b0000) Parts = MT62F512M32D2DR-031 WT:B
+SPD_SOURCES += spd/lp5/set-0/spd-1.hex # ID = 0(0b0000) Parts = MT62F512M32D2DR-031 WT:B, H9JCNNNBK3MLYR-N6E
+SPD_SOURCES += spd/lp5/set-0/spd-2.hex # ID = 1(0b0001) Parts = MT62F1G32D4DR-031 WT:B
diff --git a/src/mainboard/google/brox/variants/brox/memory/dram_id.generated.txt b/src/mainboard/google/brox/variants/brox/memory/dram_id.generated.txt
index 4699178726..9f916e9a5b 100644
--- a/src/mainboard/google/brox/variants/brox/memory/dram_id.generated.txt
+++ b/src/mainboard/google/brox/variants/brox/memory/dram_id.generated.txt
@@ -5,3 +5,5 @@
DRAM Part Name ID to assign
MT62F512M32D2DR-031 WT:B 0 (0000)
+H9JCNNNBK3MLYR-N6E 0 (0000)
+MT62F1G32D4DR-031 WT:B 1 (0001)
diff --git a/src/mainboard/google/brox/variants/brox/memory/mem_parts_used.txt b/src/mainboard/google/brox/variants/brox/memory/mem_parts_used.txt
index cbae2e1f51..30f92a16b1 100644
--- a/src/mainboard/google/brox/variants/brox/memory/mem_parts_used.txt
+++ b/src/mainboard/google/brox/variants/brox/memory/mem_parts_used.txt
@@ -1 +1,3 @@
MT62F512M32D2DR-031 WT:B
+H9JCNNNBK3MLYR-N6E
+MT62F1G32D4DR-031 WT:B