aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/fsp_rangeley/romstage.h
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2018-10-27 09:41:02 +0200
committerPatrick Georgi <pgeorgi@google.com>2018-11-12 09:22:18 +0000
commitd2b9ec13622d34714b4ecf8b9daf53b32665d3d7 (patch)
tree205a6f66c9ece4b05010b0c33a8c174bc954249c /src/southbridge/intel/fsp_rangeley/romstage.h
parenta9a1913d4d3f27f681b6ef980f064b57da8c1a68 (diff)
src: Remove unneeded include "{arch,cpu}/cpu.h"
Change-Id: I17c4fc4e3e2eeef7c720c6a020b37d8f7a0f57a4 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/29300 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/southbridge/intel/fsp_rangeley/romstage.h')
-rw-r--r--src/southbridge/intel/fsp_rangeley/romstage.h1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/southbridge/intel/fsp_rangeley/romstage.h b/src/southbridge/intel/fsp_rangeley/romstage.h
index 57f1899367..261357746f 100644
--- a/src/southbridge/intel/fsp_rangeley/romstage.h
+++ b/src/southbridge/intel/fsp_rangeley/romstage.h
@@ -22,7 +22,6 @@
#endif
#include <stdint.h>
-#include <arch/cpu.h>
#include <drivers/intel/fsp1_0/fsp_util.h>
void main(FSP_INFO_HEADER *fsp_info_header);