diff options
author | Michael Xie <Michael.Xie@amd.com> | 2008-09-22 13:07:20 +0000 |
---|---|---|
committer | Stefan Reinauer <stepan@openbios.org> | 2008-09-22 13:07:20 +0000 |
commit | 06755e404eb4b97dab5bc5ff90443f7d7d74d3cf (patch) | |
tree | 5558c824b995599f02caad278c646587bdc7e8b5 /src/southbridge/amd/rs690/chip.h | |
parent | 0b0771d180d5b18a3d698ccac54449112a9fca91 (diff) |
Patch for AMD RS690 chipset.
All the PCIe slots are enabled in this patch except power management.
Signed-off-by: Michael Xie <Michael.Xie@amd.com>
Reviewed-by: Marc Jones <marc.jones@amd.com>
Acked-by: Stefan Reinauer <stepan@coresystems.de>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@3588 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/southbridge/amd/rs690/chip.h')
-rw-r--r-- | src/southbridge/amd/rs690/chip.h | 40 |
1 files changed, 40 insertions, 0 deletions
diff --git a/src/southbridge/amd/rs690/chip.h b/src/southbridge/amd/rs690/chip.h new file mode 100644 index 0000000000..9eb71aa0b3 --- /dev/null +++ b/src/southbridge/amd/rs690/chip.h @@ -0,0 +1,40 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2008 Advanced Micro Devices, Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +#ifndef RS690_CHIP_H +#define RS690_CHIP_H + +/* Member variables are defined in Config.lb. */ +struct southbridge_amd_rs690_config +{ + unsigned long vga_rom_address; /* The location that the VGA rom has been appened. */ + u8 gpp_configuration; /* The configuration of General Purpose Port, A/B/C/D/E. */ + u8 port_enable; /* Which port is enabled? GFX(2,3), GPP(4,5,6,7) */ + u8 gfx_dev2_dev3; /* for GFX Core initialization REFCLK_SEL */ + u8 gfx_dual_slot; /* Is it dual graphics slots */ + u8 gfx_lane_reversal; /* Single/Dual slot lan reversal */ + u8 gfx_tmds; /* whether support TMDS? */ + u8 gfx_compliance; /* whether support compliance? */ + u8 gfx_reconfiguration; /* Dynamic Lind Width Control */ + u8 gfx_link_width; /* Desired width of lane 2 */ +}; +struct chip_operations; +extern struct chip_operations southbridge_amd_rs690_ops; + +#endif /* RS690_CHIP_H */ |