summaryrefslogtreecommitdiff
path: root/src/soc/ti/am335x/timer.c
diff options
context:
space:
mode:
authorSubrata Banik <subratabanik@google.com>2023-07-12 02:10:17 +0000
committerFelix Held <felix-coreboot@felixheld.de>2023-07-13 16:37:56 +0000
commitd19ebe0bd5c05badc7b800eab625559a8ac7d2f0 (patch)
tree6984e986d03728e80e43a4da7ffec9263e4dde51 /src/soc/ti/am335x/timer.c
parentc7b27b3ad628f00ab4cd5cfae07d1796a7a25fb3 (diff)
soc/intel: Rename pcr.asl to pch_pcr.asl
The PCR (Private Configuration Register) is applicable to access the P2SB register space starting with the Intel SkyLake generation of SoC. Prior to Intel Meteor Lake SoC generation, the only P2SB existed inside the PCH die. Starting with Meteor Lake SoC, there are two P2SB, one in SoC die (same as PCH die for U/H SoC) and another in IOE die. This patch renames pcr.asl to pch_pcr.asl to reflect the actual source of the P2SB IP in the die (i.e., SoC die or PCH die). BUG=b:290856936 TEST=Able to build and boot google/rex. Change-Id: Idb66293eaab01e1d4bcd4e9482157575fb0adf04 Signed-off-by: Subrata Banik <subratabanik@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/76407 Reviewed-by: Sridhar Siricilla <sridhar.siricilla@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Werner Zeh <werner.zeh@siemens.com> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Reviewed-by: Kapil Porwal <kapilporwal@google.com>
Diffstat (limited to 'src/soc/ti/am335x/timer.c')
0 files changed, 0 insertions, 0 deletions