diff options
| author | Shelley Chen <shchen@google.com> | 2023-02-23 22:40:42 +0000 |
|---|---|---|
| committer | Shelley Chen <shchen@google.com> | 2023-02-24 19:28:24 +0000 |
| commit | 1720ba5e6bb70f76542420cd1d5633ea142db12a (patch) | |
| tree | 07524cd9b921e8b4350bcdd690300fdf2117e9c5 /src/soc/qualcomm/sc7280/bootblock.c | |
| parent | a0473c3be68d689e728542b3036d4e751439c36c (diff) | |
Revert "soc/qualcomm: Increase SPI frequency to 75 MHz"
This reverts commit 363202b43589ec240c4a0c8f5b449fbd5c1333f8.
Reason for revert: Seeing some bit flips on the SPI bus, but cannot
repro reliably on local builds. Going to downgrade back to 50 MHz
to see if builder builds are more stable on each variant as a result.
Signed-off-by: Shelley Chen <shchen@google.com>
Change-Id: I4fe76bac915e3b3c794821cd160a66824e38ea83
Reviewed-on: https://review.coreboot.org/c/coreboot/+/73214
Reviewed-by: Julius Werner <jwerner@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/qualcomm/sc7280/bootblock.c')
| -rw-r--r-- | src/soc/qualcomm/sc7280/bootblock.c | 7 |
1 files changed, 1 insertions, 6 deletions
diff --git a/src/soc/qualcomm/sc7280/bootblock.c b/src/soc/qualcomm/sc7280/bootblock.c index 0926127baf..bdabea1fbb 100644 --- a/src/soc/qualcomm/sc7280/bootblock.c +++ b/src/soc/qualcomm/sc7280/bootblock.c @@ -8,11 +8,6 @@ void bootblock_soc_init(void) { clock_init(); - /* - * Through experimentation, we have determined - * that a delay of 1/8 cycle is best for herobrine. - * See b/190231148 - */ - quadspi_init(75000 * KHz, 1); + quadspi_init(50000 * KHz); qupv3_fw_init(); } |