diff options
author | Michael Niewöhner <foss@mniewoehner.de> | 2019-10-24 00:19:45 +0200 |
---|---|---|
committer | Nico Huber <nico.h@gmx.de> | 2019-10-26 15:47:49 +0000 |
commit | b17f3d3d3cdd215edcff492699c744a4c85908d0 (patch) | |
tree | c01f9b096a9f54d767654578809d1652890b2228 /src/soc/intel/quark/fsp_params.c | |
parent | 7ef19036fbfeaad63ccb4dde26b3133d6128d0b8 (diff) |
soc,mb/intel: clean up remaining FSP2.0 socs/boards
Remove CONFIG_...FSP2.0 based if-switches from FSP2.0-only socs/boards
Change-Id: Iae92dc2e2328b14c78ac686aaf326bd68430933b
Signed-off-by: Michael Niewöhner <foss@mniewoehner.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/36279
Reviewed-by: Michael Niewöhner
Reviewed-by: Nico Huber <nico.h@gmx.de>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/quark/fsp_params.c')
-rw-r--r-- | src/soc/intel/quark/fsp_params.c | 25 |
1 files changed, 25 insertions, 0 deletions
diff --git a/src/soc/intel/quark/fsp_params.c b/src/soc/intel/quark/fsp_params.c new file mode 100644 index 0000000000..d96d410f9a --- /dev/null +++ b/src/soc/intel/quark/fsp_params.c @@ -0,0 +1,25 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2016 Intel Corp. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + */ + +#include <fsp/util.h> +#include <soc/ramstage.h> + +void platform_fsp_silicon_init_params_cb(FSPS_UPD *silupd) +{ +} + +asmlinkage void chipset_teardown_car(void) +{ +} |