aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/jasperlake/acpi/pmc.asl
diff options
context:
space:
mode:
authorAamir Bohra <aamir.bohra@intel.com>2020-03-25 13:20:34 +0530
committerSubrata Banik <subrata.banik@intel.com>2020-03-28 14:08:23 +0000
commit512b77abb582e6c2566d3873b273dd32731e7bae (patch)
tree8807f78791588d361bd1cef00e11f6619203c713 /src/soc/intel/jasperlake/acpi/pmc.asl
parentdd7acaad27e4f99f025df7f06d71dbb49d0e399b (diff)
soc/intel/jasperlake: Remove Tiger Lake SoC code from Jasper Lake
This is a follow-up patch to initial copy patch for Jasper Lake SoC. Remove all Tiger Lake specfic code from Jasper Lake SoC code. BUG=b:150217037 Change-Id: I44dc6bf55ca18a3f0c350f5c3e9fae2996958648 Signed-off-by: Aamir Bohra <aamir.bohra@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39824 Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com> Reviewed-by: Subrata Banik <subrata.banik@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel/jasperlake/acpi/pmc.asl')
-rw-r--r--src/soc/intel/jasperlake/acpi/pmc.asl2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/jasperlake/acpi/pmc.asl b/src/soc/intel/jasperlake/acpi/pmc.asl
index 6dd2d35354..0e3e24d94e 100644
--- a/src/soc/intel/jasperlake/acpi/pmc.asl
+++ b/src/soc/intel/jasperlake/acpi/pmc.asl
@@ -19,7 +19,7 @@ Scope (\_SB.PCI0) {
Device (PMC)
{
Name (_HID, "INTC1026")
- Name (_DDN, "Intel(R) Tiger Lake IPC Controller")
+ Name (_DDN, "Intel(R) Jasper Lake IPC Controller")
/*
* PCH preserved 32 MB MMIO range from 0xFC800000 to 0xFE7FFFFF.
* 64KB (0xFE000000 - 0xFE00FFFF) for PMC MBAR.