summaryrefslogtreecommitdiff
path: root/src/soc/intel/common/block/cpu
diff options
context:
space:
mode:
authorSubrata Banik <subratabanik@google.com>2022-08-15 16:29:31 +0530
committerSubrata Banik <subratabanik@google.com>2022-08-22 17:50:37 +0000
commit66cd18462c3599d584423661f36d4c35559e10a6 (patch)
treed768810b6d51f7246d0b138a8298b1518d1e7aaf /src/soc/intel/common/block/cpu
parent88ffed3df881c09b9833f20400257d0a632a26a2 (diff)
soc/intel/cmn/cpu: API to set TME core activation
This patch implements API to program TME core activation MSR 0x9FF. Write zero to TME core activate MSR will translate the TME_ACTIVATE[MK_TME_KEYID_BITS] value into PMH mask register. Note: TME_ACTIVATE[MK_TME_KEYID_BITS] = MSR 0x982 Bits[32-35] TEST=Able to build and boot Google/Redrix. Signed-off-by: Subrata Banik <subratabanik@google.com> Change-Id: I48cf8e255b294828ac683ab96eb61ad86578e852 Reviewed-on: https://review.coreboot.org/c/coreboot/+/66752 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Tarun Tuli <taruntuli@google.com>
Diffstat (limited to 'src/soc/intel/common/block/cpu')
-rw-r--r--src/soc/intel/common/block/cpu/cpulib.c7
1 files changed, 7 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/cpu/cpulib.c b/src/soc/intel/common/block/cpu/cpulib.c
index 9e4f7a27b0..4898066d4a 100644
--- a/src/soc/intel/common/block/cpu/cpulib.c
+++ b/src/soc/intel/common/block/cpu/cpulib.c
@@ -510,3 +510,10 @@ bool is_tme_supported(void)
return (cpuid_regs.ecx & TME_SUPPORTED);
}
+
+void set_tme_core_activate(void)
+{
+ msr_t msr = { .lo = 0, .hi = 0 };
+
+ wrmsr(MSR_CORE_MKTME_ACTIVATION, msr);
+}