diff options
| author | Curtis Chen <curtis.chen@intel.com> | 2021-11-19 11:38:12 +0800 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2021-11-25 19:43:00 +0000 |
| commit | 0c54461cf99010d9ebeae869f0a486b0268ec860 (patch) | |
| tree | 3b9cf3886eb4fda8a5301f729d24c3649f10ccc1 /src/soc/intel/alderlake/chipset.cb | |
| parent | d560ad6e7a372c4e3d1c14d158ca9318c5b1ba90 (diff) | |
soc/intel/alderlake: Add ADLP 4+4+2 power configurations
Map existing PCI_DEVICE_ID_INTEL_ADL_P_ID_1 to ADLP 4+4+2 45W SKU power
related settings.
Per doc#626774 ADL_MOW_WW46_2021, update PD optimization relaxation for
ADL-P 482(28W) and 442(45W).
BUG=b:193864533
TEST=Build and check fsp log to confirm the settings are set properly.
Signed-off-by: Curtis Chen <curtis.chen@intel.com>
Change-Id: Ieba738a8ad3da5ae0a115feaa275b997a219d731
Reviewed-on: https://review.coreboot.org/c/coreboot/+/59483
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src/soc/intel/alderlake/chipset.cb')
| -rw-r--r-- | src/soc/intel/alderlake/chipset.cb | 8 |
1 files changed, 7 insertions, 1 deletions
diff --git a/src/soc/intel/alderlake/chipset.cb b/src/soc/intel/alderlake/chipset.cb index fc73a89829..60c149a72d 100644 --- a/src/soc/intel/alderlake/chipset.cb +++ b/src/soc/intel/alderlake/chipset.cb @@ -11,7 +11,7 @@ chip soc/intel/alderlake register "power_limits_config[ADL_P_482_CORE]" = "{ .tdp_pl1_override = 28, .tdp_pl2_override = 64, - .tdp_pl4 = 140, + .tdp_pl4 = 90, }" register "power_limits_config[ADL_P_682_28W_CORE]" = "{ @@ -48,6 +48,12 @@ chip soc/intel/alderlake .tdp_pl4 = 123, }" + register "power_limits_config[ADL_P_442_45W_CORE]" = "{ + .tdp_pl1_override = 45, + .tdp_pl2_override = 95, + .tdp_pl4 = 125, + }" + # NOTE: if any variant wants to override this value, use the same format # as register "common_soc_config.pch_thermal_trip" = "value", instead of # putting it under register "common_soc_config" in overridetree.cb file. |