summaryrefslogtreecommitdiff
path: root/src/soc/amd/picasso/data_fabric.c
diff options
context:
space:
mode:
authorFelix Held <felix-coreboot@felixheld.de>2021-11-24 11:44:50 +0100
committerFelix Held <felix-coreboot@felixheld.de>2021-11-25 18:46:16 +0000
commitd560ad6e7a372c4e3d1c14d158ca9318c5b1ba90 (patch)
treea3875b662a05ef10e9b97b728c700db6654d7ef5 /src/soc/amd/picasso/data_fabric.c
parent2f5cb2e3556db4b5fc7e372488e194646893e4fa (diff)
soc/amd/*/data_fabric: use DF_ prefix for bit and shift defines
Adding the DP_ prefix to the defines for MMIO_NP, MMIO_WE and MMIO_RE clarifies the scope of those definitions. For consistency also add this prefix to MMIO_DST_FABRIC_ID_SHIFT. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I3a509ccc071aa51a67552fb9e7195358a76fe4dc Reviewed-on: https://review.coreboot.org/c/coreboot/+/59627 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
Diffstat (limited to 'src/soc/amd/picasso/data_fabric.c')
-rw-r--r--src/soc/amd/picasso/data_fabric.c6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/soc/amd/picasso/data_fabric.c b/src/soc/amd/picasso/data_fabric.c
index b5949f028c..aec8a9e626 100644
--- a/src/soc/amd/picasso/data_fabric.c
+++ b/src/soc/amd/picasso/data_fabric.c
@@ -44,7 +44,7 @@ void data_fabric_set_mmio_np(void)
for (i = 0; i < NUM_NB_MMIO_REGS; i++) {
/* Adjust all registers that overlap */
ctrl = data_fabric_broadcast_read32(0, NB_MMIO_CONTROL(i));
- if (!(ctrl & (MMIO_WE | MMIO_RE)))
+ if (!(ctrl & (DF_MMIO_WE | DF_MMIO_RE)))
continue; /* not enabled */
base = data_fabric_broadcast_read32(0, NB_MMIO_BASE(i));
@@ -92,8 +92,8 @@ void data_fabric_set_mmio_np(void)
data_fabric_broadcast_write32(0, NB_MMIO_BASE(reg), np_bot);
data_fabric_broadcast_write32(0, NB_MMIO_LIMIT(reg), np_top);
data_fabric_broadcast_write32(0, NB_MMIO_CONTROL(reg),
- (IOMS0_FABRIC_ID << MMIO_DST_FABRIC_ID_SHIFT) | MMIO_NP | MMIO_WE
- | MMIO_RE);
+ (IOMS0_FABRIC_ID << DF_MMIO_DST_FABRIC_ID_SHIFT) | DF_MMIO_NP
+ | DF_MMIO_WE | DF_MMIO_RE);
data_fabric_print_mmio_conf();
}