summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/strago/devicetree.cb
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2022-11-07 13:52:11 +0100
committerArthur Heymans <arthur@aheymans.xyz>2023-01-30 10:49:11 +0000
commit69cd729c0cde6f15d1de692f5a2da5d3dfe8ba15 (patch)
tree4f21a3de147f422336545ed3164581b6b80c45d7 /src/mainboard/intel/strago/devicetree.cb
parent0a97e466163dda4e55c1eda145646054dcd8dd06 (diff)
mb/*: Remove lapic from devicetree
The parallel mp code picks up lapics at runtime, so remove it from all devicetrees that use this codebase. Change-Id: I5258a769c0f0ee4bbc4facc19737eed187b68c73 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/69303 Reviewed-by: Elyes Haouas <ehaouas@noos.fr> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Diffstat (limited to 'src/mainboard/intel/strago/devicetree.cb')
-rw-r--r--src/mainboard/intel/strago/devicetree.cb4
1 files changed, 1 insertions, 3 deletions
diff --git a/src/mainboard/intel/strago/devicetree.cb b/src/mainboard/intel/strago/devicetree.cb
index 848b0c31c5..d44a1b64ab 100644
--- a/src/mainboard/intel/strago/devicetree.cb
+++ b/src/mainboard/intel/strago/devicetree.cb
@@ -80,9 +80,7 @@ chip soc/intel/braswell
# Allow PCIe devices to wake system from suspend
register "pcie_wake_enable" = "1"
- device cpu_cluster 0 on
- device lapic 0 on end
- end
+ device cpu_cluster 0 on end
device domain 0 on
# EDS Table 24-4, Figure 24-5
device pci 00.0 on end # 8086 2280 - SoC transaction router