summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/kblrvp/variants/rvp3
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2023-11-16 01:17:31 +0100
committerFelix Singer <service+coreboot-gerrit@felixsinger.de>2024-01-02 11:32:58 +0000
commit2dff4f0688f443034b53086a60c09bcedc9dc6c2 (patch)
treeea1b70fd8b42e86087c38ebd77655a6f2de19a8e /src/mainboard/intel/kblrvp/variants/rvp3
parent6b02a20f17fa0d1b158ff093a49d106a7acd6384 (diff)
mb/intel/kblrvp: Make use of chipset devicetree
Use the references from the chipset devicetree as this makes the comments superfluous and remove devices which are turned off. Built all variants with BUILD_TIMELESS=1 and the resulting binaries remain the same. Change-Id: I1fd5f2a1c8adb5f379d7f3d0b54dca9c3ee6e2b3 Signed-off-by: Felix Singer <felixsinger@posteo.net> Signed-off-by: Marvin Evers <marvin.evers@stud.hs-bochum.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/79325 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Singer <service+coreboot-gerrit@felixsinger.de>
Diffstat (limited to 'src/mainboard/intel/kblrvp/variants/rvp3')
-rw-r--r--src/mainboard/intel/kblrvp/variants/rvp3/overridetree.cb20
1 files changed, 10 insertions, 10 deletions
diff --git a/src/mainboard/intel/kblrvp/variants/rvp3/overridetree.cb b/src/mainboard/intel/kblrvp/variants/rvp3/overridetree.cb
index 4a1c67b94a..b7c4395bd1 100644
--- a/src/mainboard/intel/kblrvp/variants/rvp3/overridetree.cb
+++ b/src/mainboard/intel/kblrvp/variants/rvp3/overridetree.cb
@@ -113,18 +113,18 @@ chip soc/intel/skylake
}"
device domain 0 on
- device pci 05.0 on end # SA IMGU
- device pci 14.3 on end # Camera
- device pci 1c.0 on end # PCI Express Port 1 x4 SLOT1
- device pci 1c.4 on end # PCI Express Port 5 x1 SLOT2/LAN
- device pci 1c.5 on end # PCI Express Port 6 x1 SLOT3
- device pci 1d.0 on end # PCI Express Port 9 x1 WLAN
- device pci 1d.1 on end # PCI Express Port 10 x1 WIGIG
- device pci 1f.0 on
+ device ref imgu on end
+ device ref cio on end
+ device ref pcie_rp1 on end # x4 SLOT1
+ device ref pcie_rp5 on end # x1 SLOT2/LAN
+ device ref pcie_rp6 on end # x1 SLOT3
+ device ref pcie_rp9 on end # x1 WLAN
+ device ref pcie_rp10 on end # x1 WIGIG
+ device ref lpc_espi on
chip drivers/pc80/tpm
device pnp 0c31.0 on end
end
- end # LPC Interface
- device pci 1f.3 on end # Intel HDA
+ end
+ device ref hda on end
end
end