summaryrefslogtreecommitdiff
path: root/src/mainboard/asrock/g41c-gs/variants/g41m-vs3-r2/devicetree.cb
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2022-11-07 11:39:58 +0100
committerFelix Held <felix-coreboot@felixheld.de>2022-12-05 14:22:12 +0000
commit98c92570d9bb363740ae1b2cbbefc3c0f2404cb4 (patch)
tree4d23f557990d8edb3edb1b09e2be3cd609b6acd7 /src/mainboard/asrock/g41c-gs/variants/g41m-vs3-r2/devicetree.cb
parent6f573217a0920b18ea9febd9c6696a01b0f7c082 (diff)
cpu/intel/speedstep: Have nb and sb code provide c5/c6/slfm
C5, C6 and slfm depend on the southbridge and the northbridge to be able to provide this functionality, with some just lacking the possibility to do so. Move the devicetree configuration to the southbridge. This removes the need for a magic lapic in the devicetree. Change-Id: I4a9b1e684a7927259adae9b1d42a67e907722109 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/69297 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Werner Zeh <werner.zeh@siemens.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/mainboard/asrock/g41c-gs/variants/g41m-vs3-r2/devicetree.cb')
-rw-r--r--src/mainboard/asrock/g41c-gs/variants/g41m-vs3-r2/devicetree.cb3
1 files changed, 0 insertions, 3 deletions
diff --git a/src/mainboard/asrock/g41c-gs/variants/g41m-vs3-r2/devicetree.cb b/src/mainboard/asrock/g41c-gs/variants/g41m-vs3-r2/devicetree.cb
index 23268f2bdf..0dbe8d9685 100644
--- a/src/mainboard/asrock/g41c-gs/variants/g41m-vs3-r2/devicetree.cb
+++ b/src/mainboard/asrock/g41c-gs/variants/g41m-vs3-r2/devicetree.cb
@@ -6,9 +6,6 @@ chip northbridge/intel/x4x # Northbridge
chip cpu/intel/socket_LGA775
device lapic 0 on end
end
- chip cpu/intel/model_1067x # CPU
- device lapic 0xACAC off end
- end
end
device domain 0 on
ops x4x_pci_domain_ops # PCI domain