diff options
| author | Martin Roth <gaumless@gmail.com> | 2023-10-23 09:59:09 -0600 |
|---|---|---|
| committer | Felix Held <felix-coreboot@felixheld.de> | 2023-10-25 14:06:37 +0000 |
| commit | 58964ff02ce7a78bc698f424fd0834aad930e1af (patch) | |
| tree | 248869b0b05c00a54d33a93500f4dceb4315453e /src/include/device/dram/ddr5.h | |
| parent | 7039edd2da302bb63dc8930a8492b5d6940d7e33 (diff) | |
include/device/dram: Add SPD lengths for DDR3 to DDR5
DDR2 already had a define to specify the SPD length, but other memory
types did not. This led to the value being coded into other locations.
Unify the definition for DDR2 to DDR5 and put the value at the top of
the respective header file.
Signed-off-by: Martin Roth <gaumless@gmail.com>
Change-Id: Id13b9c5d311984d4a98b831a8746d1659724aa96
Reviewed-on: https://review.coreboot.org/c/coreboot/+/78601
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Keith Hui <buurin@gmail.com>
Reviewed-by: Felix Singer <service+coreboot-gerrit@felixsinger.de>
Diffstat (limited to 'src/include/device/dram/ddr5.h')
| -rw-r--r-- | src/include/device/dram/ddr5.h | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/src/include/device/dram/ddr5.h b/src/include/device/dram/ddr5.h index a509126371..ff1604a808 100644 --- a/src/include/device/dram/ddr5.h +++ b/src/include/device/dram/ddr5.h @@ -12,6 +12,9 @@ #include <device/dram/common.h> #include <types.h> +/** Maximum SPD size supported */ +#define SPD_SIZE_MAX_DDR5 1024 + /** * Converts DDR5 clock speed in MHz to the standard reported speed in MT/s */ |