diff options
| author | Johnny Lin <johnny_lin@wiwynn.com> | 2022-06-13 14:05:43 +0800 |
|---|---|---|
| committer | David Hendricks <david.hendricks@gmail.com> | 2023-01-29 18:40:34 +0000 |
| commit | 55bc2d3e1491017e5640153fe7b7992a20a1a76d (patch) | |
| tree | f54563f65c33101e0f319fcc3a7f11cc4fadc4e8 /src/drivers/intel/fsp2_0 | |
| parent | 7a7cdf8efbd93f3fa935b0386ad5529c8d6d4960 (diff) | |
drivers/intel/fsp2_0: Add saving MRC data after FSP-S option
When Kconfig SAVE_MRC_AFTER_FSPS is selected, save MRC training
data after FSP-S instead of FSP-M. For now only SPR-SP server
FSP supports this.
This issue surfaces with SPR-SP, because of the memory type
(DDR5 support) and memory capacity (more memory controllers, bigger
DRAM capacity). Therefore Intel decided to save MRC training data after
FSP-S with SPR-SP FSP.
Change-Id: I3bab0c5004e717e842b484c89187e8c0b9c2b3eb
Signed-off-by: Johnny Lin <johnny_lin@wiwynn.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/71950
Reviewed-by: Jonathan Zhang <jonzhang@fb.com>
Reviewed-by: David Hendricks <david.hendricks@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/drivers/intel/fsp2_0')
| -rw-r--r-- | src/drivers/intel/fsp2_0/Kconfig | 8 | ||||
| -rw-r--r-- | src/drivers/intel/fsp2_0/save_mrc_data.c | 4 |
2 files changed, 12 insertions, 0 deletions
diff --git a/src/drivers/intel/fsp2_0/Kconfig b/src/drivers/intel/fsp2_0/Kconfig index 8c360630b8..21327379ae 100644 --- a/src/drivers/intel/fsp2_0/Kconfig +++ b/src/drivers/intel/fsp2_0/Kconfig @@ -381,4 +381,12 @@ config FSP_ENABLE_SERIAL_DEBUG coreboot native debug driver when coreboot has integrated the debug FSP binaries. coreboot disables serial messages when this config is not enabled. +config SAVE_MRC_AFTER_FSPS + bool + default n + depends on XEON_SP_COMMON_BASE + help + Save MRC training data after FSP-S. Select this on platforms that generate MRC + cache HOB data as part of FSP-S rather than FSP-M. + endif diff --git a/src/drivers/intel/fsp2_0/save_mrc_data.c b/src/drivers/intel/fsp2_0/save_mrc_data.c index 7313967da3..8742c24bc5 100644 --- a/src/drivers/intel/fsp2_0/save_mrc_data.c +++ b/src/drivers/intel/fsp2_0/save_mrc_data.c @@ -43,4 +43,8 @@ static void save_mrc_data(void *unused) * Should be done before ramstage_cse_fw_sync() to avoid traning memory twice on * a cold boot after a full firmware update. */ +#if !CONFIG(SAVE_MRC_AFTER_FSPS) BOOT_STATE_INIT_ENTRY(BS_PRE_DEVICE, BS_ON_ENTRY, save_mrc_data, NULL); +#elif CONFIG(SAVE_MRC_AFTER_FSPS) +BOOT_STATE_INIT_ENTRY(BS_DEV_INIT_CHIPS, BS_ON_EXIT, save_mrc_data, NULL); +#endif |