diff options
author | Kyösti Mälkki <kyosti.malkki@gmail.com> | 2012-06-30 11:41:08 +0300 |
---|---|---|
committer | Sven Schnelle <svens@stackframe.org> | 2012-07-04 14:47:53 +0200 |
commit | 5458b9d90a246833de55e0814f0c323a0cf6e471 (patch) | |
tree | a4010f1ce9c9cdaa97cabc8ce1f97e0a09a199be /src/cpu/intel/model_6ex/Makefile.inc | |
parent | ae7d6ef8b7ef5ca9c04d8d929332d18d563f723e (diff) |
Intel cpus: Extend cache to cover complete Flash Device
CACHE_ROM_SIZE default is ROM_SIZE, the Flash device size set
in menuconfig. This fixes a case where 8 MB SPI flash MTRR setup
would not cover the bottom 4 MB when ramstage is decompressed.
Verify CACHE_ROM_SIZE is power of two.
One may set CACHE_ROM_SIZE==0 to disable this cache.
Change-Id: Ib2b4ea528a092b96ff954894e60406d64f250783
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: http://review.coreboot.org/1146
Tested-by: build bot (Jenkins)
Reviewed-by: Sven Schnelle <svens@stackframe.org>
Diffstat (limited to 'src/cpu/intel/model_6ex/Makefile.inc')
0 files changed, 0 insertions, 0 deletions