1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
|
/* $NoKeywords:$ */
/**
* @file
*
* AMD CPU Register Table Related Functions
*
* Contains the definition of the CPU CPUID MSRs and PCI registers with BKDG recommended values
*
* @xrefitem bom "File Content Label" "Release Content"
* @e project: AGESA
* @e sub-project: CPU
* @e \$Revision: 281178 $ @e \$Date: 2013-12-18 02:14:15 -0600 (Wed, 18 Dec 2013) $
*
*/
/*****************************************************************************
*
* Copyright (c) 2008 - 2014, Advanced Micro Devices, Inc.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
* * Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* * Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* * Neither the name of Advanced Micro Devices, Inc. nor the names of
* its contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
***************************************************************************/
#ifndef _CPU_FAM_REGISTERS_H_
#define _CPU_FAM_REGISTERS_H_
/*
*--------------------------------------------------------------
*
* M O D U L E S U S E D
*
*---------------------------------------------------------------
*/
/*
*--------------------------------------------------------------
*
* D E F I N I T I O N S / M A C R O S
*
*---------------------------------------------------------------
*/
// This define should be equal to the total number of families
// in the cpuFamily enum.
#define MAX_CPU_FAMILIES 64
#define MAX_CPU_REVISIONS 63 // Max Cpu Revisions Per Family
// CPU_LOGICAL_ID.Family equates
// Family 15h equates
#define AMD_FAMILY_15_TN 0x0000000000000200ull
#define AMD_FAMILY_TN (AMD_FAMILY_15_TN)
#define AMD_FAMILY_15_RL (AMD_FAMILY_15_TN)
#define AMD_FAMILY_RL (AMD_FAMILY_15_TN)
#define AMD_FAMILY_15_KV 0x0000000000000400ull
#define AMD_FAMILY_KV (AMD_FAMILY_15_KV)
#define AMD_FAMILY_15_CZ 0x0000000000000800ull
#define AMD_FAMILY_CZ (AMD_FAMILY_15_CZ)
#define AMD_FAMILY_15 (AMD_FAMILY_15_TN | AMD_FAMILY_15_KV | AMD_FAMILY_15_CZ)
// Family 16h equates
#define AMD_FAMILY_16_KB 0x0000000000010000ull
#define AMD_FAMILY_KB AMD_FAMILY_16_KB
#define AMD_FAMILY_16_ML 0x0000000000020000ull
#define AMD_FAMILY_ML AMD_FAMILY_16_ML
#define AMD_FAMILY_16 (AMD_FAMILY_KB | AMD_FAMILY_ML)
// Family Unknown
#define AMD_FAMILY_UNKNOWN 0x8000000000000000ull
// Family 15h CPU_LOGICAL_ID.Revision equates
// -------------------------------------
// Family 15h TN steppings
#define AMD_F15_TN_A0 0x0000000000000100ull
#define AMD_F15_TN_A1 0x0000000000000200ull
#define AMD_F15_RL_A1 0x0000000000000400ull
// Family 15h KV steppings
#define AMD_F15_KV_A0 0x0000000000100000ull
#define AMD_F15_KV_A1 0x0000000000200000ull
// Family 15h CZ steppings
#define AMD_F15_CZ_A0 0x0000000001000000ull
// Family 15h Unknown stepping
#define AMD_F15_UNKNOWN 0x8000000000000000ull
#define AMD_F15_RL_Ax (AMD_F15_RL_A1)
#define AMD_F15_RL_ALL (AMD_F15_RL_Ax)
#define AMD_F15_TN_Ax (AMD_F15_TN_A0 | AMD_F15_TN_A1)
#define AMD_F15_TN_GT_A0 (AMD_F15_TN_ALL & ~AMD_F15_TN_A0)
#define AMD_F15_TN_ONLY (AMD_F15_TN_Ax)
#define AMD_F15_TN_ALL (AMD_F15_TN_Ax | AMD_F15_RL_ALL)
#define AMD_F15_KV_Ax (AMD_F15_KV_A0 | AMD_F15_KV_A1)
#define AMD_F15_KV_ALL (AMD_F15_KV_Ax)
#define AMD_F15_CZ_Ax (AMD_F15_CZ_A0)
#define AMD_F15_CZ_ALL (AMD_F15_CZ_Ax)
#define AMD_F15_ALL (AMD_F15_TN_ALL | AMD_F15_KV_ALL | AMD_F15_CZ_ALL)
// Family 16h CPU_LOGICAL_ID.Revision equates
// -------------------------------------
// Family 16h KB steppings
#define AMD_F16_KB_A0 0x0000000000000001ull
#define AMD_F16_KB_A1 0x0000000000000002ull
// Family 16h ML steppings
#define AMD_F16_ML_A0 0x0000000000000100ull
#define AMD_F16_ML_A1 0x0000000000000200ull
// Family 16h Unknown stepping
#define AMD_F16_UNKNOWN 0x8000000000000000ull
#define AMD_F16_KB_Ax (AMD_F16_KB_A0 | AMD_F16_KB_A1)
#define AMD_F16_KB_ALL (AMD_F16_KB_Ax)
#define AMD_F16_ML_Ax (AMD_F16_ML_A0 | AMD_F16_ML_A1)
#define AMD_F16_ML_ALL (AMD_F16_ML_Ax)
#define AMD_F16_ML_GT_A0 (AMD_F16_ML_ALL & ~AMD_F16_ML_A0)
#define AMD_F16_ALL (AMD_F16_KB_ALL | AMD_F16_ML_ALL)
#endif // _CPU_FAM_REGISTERS_H_
|
