summaryrefslogtreecommitdiff
path: root/src/vendorcode/amd/fsp/picasso/FspsUpd.h
blob: 5a154358d9a2189003ef308b58490708785338e4 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
/** @file
 *
 * This file is automatically generated.
 *
 */

#ifndef __FSPSUPD_H__
#define __FSPSUPD_H__

#include <FspUpd.h>

#pragma pack(1)


typedef struct {
	/** Offset 0x0020**/	uint32_t                    pcie_port0_topology;
	/** Offset 0x0024**/	uint32_t                    pcie_port1_topology;
	/** Offset 0x0028**/	uint32_t                    pcie_port2_topology;
	/** Offset 0x002C**/	uint32_t                    pcie_port3_topology;
	/** Offset 0x0030**/	uint32_t                    pcie_port4_topology;
	/** Offset 0x0034**/	uint32_t                    pcie_port5_topology;
	/** Offset 0x0038**/	uint32_t                    pcie_port6_topology;
	/** Offset 0x003C**/	uint32_t                    pcie_sata_topology;
	/** Offset 0x0040**/	uint32_t                    pcie_xgbe1_topology;
	/** Offset 0x0044**/	uint32_t                    pcie_xgbe2_topology;
	/** Offset 0x0048**/	uint32_t                    dp0_connector_type;
	/** Offset 0x004C**/	uint32_t                    dp1_connector_type;
	/** Offset 0x0050**/	uint32_t                    dp2_connector_type;
	/** Offset 0x0054**/	uint32_t                    dp3_connector_type;
	/** Offset 0x0058**/	uint32_t                    emmc0_mode;
	/** Offset 0x005C**/	uint8_t                     UnusedUpdSpace0[196];
	/** Offset 0x0120**/	uint16_t                    UpdTerminator;
} FSP_S_CONFIG;

/** Fsp S UPD Configuration
**/
typedef struct {
	/** Offset 0x0000**/	FSP_UPD_HEADER              FspUpdHeader;
	/** Offset 0x0020**/	FSP_S_CONFIG                FspsConfig;
} FSPS_UPD;

#pragma pack()

#endif