blob: 11e77bd3ffeeb032d3a1bf6f33ce58d39e939d2c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
|
/** @file
*
* This file is automatically generated.
*
*/
#ifndef __FSPSUPD_H__
#define __FSPSUPD_H__
#include <FspUpd.h>
#define FSPS_UPD_DXIO_DESCRIPTOR_COUNT 6
#define FSPS_UPD_DDI_DESCRIPTOR_COUNT 4
typedef struct __packed {
/** Offset 0x0020**/ uint32_t emmc0_mode;
/** Offset 0x0024**/ uint8_t unused0[12];
/** Offset 0x0030**/ uint8_t dxio_descriptor[FSPS_UPD_DXIO_DESCRIPTOR_COUNT][16];
/** Offset 0x0090**/ uint32_t ddi_descriptor[FSPS_UPD_DDI_DESCRIPTOR_COUNT];
/** Offset 0x00A0**/ uint32_t unused1;
/** Offset 0x00A4**/ uint32_t unused2;
/** Offset 0x00A8**/ uint32_t unused3;
/** Offset 0x00AC**/ uint32_t unused4;
/** Offset 0x00B0**/ uint8_t fch_usb_version_major;
/** Offset 0x00B1**/ uint8_t fch_usb_version_minor;
/** Offset 0x00B2**/ uint8_t fch_usb_2_port0_phy_tune[9];
/** Offset 0x00BB**/ uint8_t fch_usb_2_port1_phy_tune[9];
/** Offset 0x00C4**/ uint8_t fch_usb_2_port2_phy_tune[9];
/** Offset 0x00CD**/ uint8_t fch_usb_2_port3_phy_tune[9];
/** Offset 0x00D6**/ uint8_t fch_usb_2_port4_phy_tune[9];
/** Offset 0x00DF**/ uint8_t fch_usb_2_port5_phy_tune[9];
/** Offset 0x00E8**/ uint8_t fch_usb_device_removable;
/** Offset 0x00E9**/ uint8_t fch_usb_3_port_force_gen1;
/** Offset 0x00EA**/ uint8_t fch_usb_u3_rx_det_wa_enable;
/** Offset 0x00EB**/ uint8_t fch_usb_u3_rx_det_wa_portmap;
/** Offset 0x00EC**/ uint8_t fch_usb_early_debug_select_enable;
/** Offset 0x00ED**/ uint8_t unused8;
/** Offset 0x00EE**/ uint32_t xhci_oc_pin_select;
/** Offset 0x00F2**/ uint8_t xhci0_force_gen1;
/** Offset 0x00F3**/ uint8_t UnusedUpdSpace0[45];
/** Offset 0x0120**/ uint16_t UpdTerminator;
} FSP_S_CONFIG;
/** Fsp S UPD Configuration
**/
typedef struct __packed {
/** Offset 0x0000**/ FSP_UPD_HEADER FspUpdHeader;
/** Offset 0x0020**/ FSP_S_CONFIG FspsConfig;
} FSPS_UPD;
#endif
|
